전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC16F87-I/P 데이터시트(PDF) 45 Page - Microchip Technology

부품명 PIC16F87-I/P
상세설명  18/20/28-Pin Enhanced FLASH Microcontrollers with nanoWatt Technology
PDF  214 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F87-I/P 데이터시트(HTML) 45 Page - Microchip Technology

Back Button PIC16F87-I/P Datasheet HTML 41Page - Microchip Technology PIC16F87-I/P Datasheet HTML 42Page - Microchip Technology PIC16F87-I/P Datasheet HTML 43Page - Microchip Technology PIC16F87-I/P Datasheet HTML 44Page - Microchip Technology PIC16F87-I/P Datasheet HTML 45Page - Microchip Technology PIC16F87-I/P Datasheet HTML 46Page - Microchip Technology PIC16F87-I/P Datasheet HTML 47Page - Microchip Technology PIC16F87-I/P Datasheet HTML 48Page - Microchip Technology PIC16F87-I/P Datasheet HTML 49Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 214 page
background image
 2003 Microchip Technology Inc.
Preliminary
DS30487B-page 43
PIC16F87/88
4.7
Power Managed Modes
4.7.1
RC_RUN MODE
When SCS bits are configured to run from the INTRC,
a clock transition is generated if the system clock is
not already using the INTRC. The event will clear the
OSTS bit, switch the system clock from the primary
system clock (if SCS<1:0> = 00) determined by the
value contained in the configuration bits, or from the
T1OSC (if SCS<1:0> = 01) to the INTRC clock option,
and shut down the primary system clock to conserve
power. Clock switching will not occur if the primary
system clock is already configured as INTRC.
If the system clock does not come from the INTRC
(31.25 kHz) when the SCS bits are changed, and the
IRCF bits in the OSCCON register are configured for a
frequency other than INTRC, the frequency may not be
stable immediately. The IOFS bit (OSCCON<2>) will
be set when the INTOSC or postscaler frequency is
stable, after approximately 4 ms.
After a clock switch has been executed, the OSTS bit
is cleared, indicating a low-power mode, and the
device does not run from the primary system clock.
The internal Q clocks are held in the Q1 state until
eight falling edge clocks are counted on the INTRC
oscillator. After the eight clock periods have tran-
spired, the clock input to the Q clocks is released and
operation resumes (see Figure 4-7).
FIGURE 4-7:
TIMING DIAGRAM FOR XT, HS, LP, EC AND EXTRC TO RC_RUN MODE
Q4
Q3
Q2
OSC1
SCS<1:0>
Program
PC + 1
PC
Note 1:
TINP =32
µs typical.
2:
TOSC = 50 ns minimum.
3:
TSCS =8 TINP.
4:
TDLY =1 TINP.
Q1
INTOSC
Q1
TSCS(3)
Counter
Q1
TDLY(4)
TINP(1)
System
Clock
TOSC(2)
Q3
Q2
Q4
Q1
Q2
PC + 2
PC + 3
Q3
Q4
Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com