전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

A111-001-R 데이터시트(PDF) 22 Page - Acconeer AB

부품명 A111-001-R
상세설명  Pulsed Coherent Radar (PCR)
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ACCOONEER [Acconeer AB]
홈페이지  https://www.acconeer.com/
Logo ACCOONEER - Acconeer AB

A111-001-R 데이터시트(HTML) 22 Page - Acconeer AB

Back Button A111-001-R Datasheet HTML 18Page - Acconeer AB A111-001-R Datasheet HTML 19Page - Acconeer AB A111-001-R Datasheet HTML 20Page - Acconeer AB A111-001-R Datasheet HTML 21Page - Acconeer AB A111-001-R Datasheet HTML 22Page - Acconeer AB A111-001-R Datasheet HTML 23Page - Acconeer AB A111-001-R Datasheet HTML 24Page - Acconeer AB A111-001-R Datasheet HTML 25Page - Acconeer AB A111-001-R Datasheet HTML 26Page - Acconeer AB Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 35 page
background image
A111 Pulsed Coherent Radar (PCR)
Datasheet, v2.8
© 2022 Copyright by Acconeer
2022-06-22
Page 22 of 35
9
Layout Recommendations
The sensor antennas are of a folded dipole type, with its main ground reference being the internal
package ground plane, extending below the whole area of the sensor. To further enhance the
directivity of the sensor, the package ground plane should be extended by soldering all GND pads to
the PCB top layer ground. In terms of regulatory compliance, any openings in the ground plane inside
the A111 footprint must be significantly smaller than the wavelength (5 mm in free space) to
effectively shield off any disturbance.
Figure 9.1 shows the simulated relative radar loop gain (RLG) as function of ground plane side length,
assuming a square ground plane. As the ground plane size increases, the RLG increases because of
increased antenna directivity. Constructive and destructive interference results in a non-monotonic
increase in RLG.
Figure 9.1. Simulated relative radar loop gain as function of ground plane side length (x). Ground
plane is a solid square ground plane.
VIO_1a and VIO_1b are internally connected and connecting both on the PCB is recommended as
well. Likewise, VIO_2a, VIO_2b and, VIO_3a, VIO_3b are internally connected and connecting both
is recommended on the PCB as well. It is recommended to have decoupling capacitors on the supplies
placed as close as possible to the supply terminals. A1 µF decoupling capacitance on each supply pin
pair is recommended.
More detailed PCB layout guidelines can be found in the “Hardware and physical integration
guideline”.
x
x



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com