LSM6DSTTR datasheet(77/180 Pages) STMICROELECTRONICS

77 / 180 page

DocID033525 Rev 2

77/180

LSM6DST

180

9.9

INT1_CTRL (0Dh)

INT1 pin control register (r/w)

Each bit in this register enables a signal to be carried over INT1 when the MIPI I3CSM

dynamic address is not assigned (I²C or SPI is used). Some bits can be also used to trigger

an IBI (In-Band Interrupt) when the MIPI I3CSM interface is used. The output of the pin will

be the OR combination of the signals selected here and in MD1_CFG (5Eh).

Table 40. INT1_CTRL register description

Table 39. INT1_CTRL register

DEN_

DRDY_

flag

INT1_CNT

_BDR

INT1_

FIFO

_FULL

INT1_

FIFO_

OVR

INT1_

FIFO_TH

INT1_

BOOT

INT1_

DRDY_G

INT1_

DRDY_XL

DEN_DRDY_flag

Sends DEN_DRDY (DEN stamped on Sensor Data flag) to INT1 pin

INT1_CNT_BDR

Enables COUNTER_BDR_IA interrupt on INT1

INT1_FIFO_FULL

Enables FIFO full flag interrupt on INT1 pin. It can be also used to

trigger an IBI when the MIPI I3CSM interface is used.

INT1_FIFO_OVR

Enables FIFO overrun interrupt on INT1 pin. It can be also used to trigger an

IBI when the MIPI I3CSM interface is used.

INT1_FIFO_TH

Enables FIFO threshold interrupt on INT1 pin. It can be also used to trigger

an IBI when the MIPI I3CSM interface is used.

INT1_BOOT

Enables boot status on INT1 pin

INT1_DRDY_G

Enables gyroscope data-ready interrupt on INT1 pin. It can be also used to

trigger an IBI when the MIPI I3CSM interface is used.

INT1_DRDY_XL

Enables accelerometer data-ready interrupt on INT1 pin. It can be also used

to trigger an IBI when the MIPI I3CSM interface is used.

LSM6DSTTR 데이터시트(PDF) 77 Page - STMicroelectronics

LSM6DSTTR 데이터시트(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL