전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STW81101 데이터시트(PDF) 22 Page - STMicroelectronics

부품명 STW81101
상세설명  Multi-band RF frequency synthesizer with integrated VCOs
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW81101 데이터시트(HTML) 22 Page - STMicroelectronics

Back Button STW81101 Datasheet HTML 18Page - STMicroelectronics STW81101 Datasheet HTML 19Page - STMicroelectronics STW81101 Datasheet HTML 20Page - STMicroelectronics STW81101 Datasheet HTML 21Page - STMicroelectronics STW81101 Datasheet HTML 22Page - STMicroelectronics STW81101 Datasheet HTML 23Page - STMicroelectronics STW81101 Datasheet HTML 24Page - STMicroelectronics STW81101 Datasheet HTML 25Page - STMicroelectronics STW81101 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 42 page
background image
I2C bus interface
STW81101
22/42
Figure 17.
Start and Stop condition
5.1.5
Byte format and acknowledge
Every byte transferred on the SDA line must contain bits. Each byte must be followed by an
acknowledge bit. The MSB is transferred first.
An acknowledge bit is used to indicate a successful data transfer. The bus transmitter, either
master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock
pulse the receiver pulls the SDA low to acknowledge the receipt of 8 bits data.
Figure 18.
Byte format and acknowledge
5.1.6
Device addressing
To start the communication between the Master and the STW81101, the master must
initiate with a start condition. Following this, the master sends onto the SDA line 8 bits (MSB
first) corresponding to the device select address and read or write mode.
The first 7 MSB's are the device address identifier, corresponding to the I2C-Bus definition.
For the STW81101 the address is set as "1100A2A1A0", 3bits programmable. The 8th bit
(LSB) is the read or write operation bit (RW; set to 1 in read mode and to 0 in write mode).
After a START condition the STW81101 identifies on the bus the device address and, if
matched, it will acknowledge the identification on SDA bus during the 9th clock pulse.
5.1.7
Single-byte write mode
Following a START condition the master sends a device select code with the RW bit set to 0.
The STW81101 gives an acknowledge and waits for the internal sub-address (1 byte). This
byte provides access to any of the internal registers.
After the reception of the sub-address internal byte the STW81101 again responds with an
acknowledge. A single-byte write to sub-address 00H will change the
"FUNCTIONAL_MODE" register, so a single-byte write with sub-address 04H will change
the "CONTROL" register and so on.
SDA
SCL
START
STOP
SDA
SCL
START
STOP
SDA
SCL
START
//
//
ACKNOWLEDGMENT
FROM RECEIVER
1
2
37
8
9
MSB
SDA
SCL
START
//
//
ACKNOWLEDGMENT
FROM RECEIVER
1
2
37
8
9
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com