전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DFE201610E-R47M 데이터시트(PDF) 21 Page - Kinetic Technologies.

부품명 DFE201610E-R47M
상세설명  3A, 2.4MHz, Low-Voltage, I2C Programmable Buck Regulator
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  KINETIC [Kinetic Technologies.]
홈페이지  https://www.kinet-ic.com/
Logo KINETIC - Kinetic Technologies.

DFE201610E-R47M 데이터시트(HTML) 21 Page - Kinetic Technologies.

Back Button DFE201610E-R47M Datasheet HTML 17Page - Kinetic Technologies. DFE201610E-R47M Datasheet HTML 18Page - Kinetic Technologies. DFE201610E-R47M Datasheet HTML 19Page - Kinetic Technologies. DFE201610E-R47M Datasheet HTML 20Page - Kinetic Technologies. DFE201610E-R47M Datasheet HTML 21Page - Kinetic Technologies. DFE201610E-R47M Datasheet HTML 22Page - Kinetic Technologies. DFE201610E-R47M Datasheet HTML 23Page - Kinetic Technologies. DFE201610E-R47M Datasheet HTML 24Page - Kinetic Technologies. DFE201610E-R47M Datasheet HTML 25Page - Kinetic Technologies.  
Zoom Inzoom in Zoom Outzoom out
 21 / 25 page
background image
KTB8331
December 2021
– Revision 04b
Page 21 of 25
Kinetic Confidential
INTMASK Mask Register
Register Address 0x06
Bit
Name
Access
Default
Reset
Description
7:5
RSVD
R/W
111
RSVD
4
POS_INTM
R/W
1
POS Interrupt Mask
0 = the interrupt is not masked
1 = the interrupt is masked
3
NEG_INTM
R/W
1
NEG Interrupt Mask
0 = the interrupt is not masked
1 = the interrupt is masked
2
RESET_INTM
R/W
1
RESET Interrupt Mask
0 = the interrupt is not masked
1 = the interrupt is masked
1
OT_INTM
R/W
1
OT Interrupt Mask
0 = the interrupt is not masked
1 = the interrupt is masked
0
nEN_INTM
R/W
1
nEN Interrupt Mask
0 = the interrupt is not masked
1 = the interrupt is masked
INTLATCH Interrupt Register
Register Address 0x07
Bit
Name
Access
Default
Reset
Description
7:5
RSVD
R/C
0
RSVD
4
POS_INT
R/C
0
POS Interrupt Latch
0 = VOUT has not slewed in positive direction due to DVS ramp-up
or soft-start since cleared
1 = VOUT was slewed in positive direction due to DVS ramp-up
or soft-start since cleared
3
NEG_INT
R/C
0
NEG Interrupt Latch
0 = VOUT has not slewed in negative direction due to DVS ramp-
down since cleared
1 = VOUT was slewed in negative direction due to DVS ramp-down
since cleared
2
RESET_INT
R/C
0
Software Reset Interrupt Latch
0 = software reset was not performed since this bit was cleared
1 = software reset was performed since this bit was cleared
The RESET_INT bit is set to 1 when a software reset is written to
the RESET bit (B2) in the CONTROL register. The RESET_STAT
bit is NOT reset by the software reset. Instead, it is cleared (reset
to 0) after the RESET_INT bit is read or whenever chip power is
removed (VIN<VPOR).
1
OT_INT
R/C
0
OT Interrupt Latch
0 = the die has not entered thermal shutdown since cleared
1 = the die was in thermal shutdown since cleared
0
nEN_INT
R/C
0
nEN (NOT Enabled = Disabled) Interrupt Latch
0 = the buck has not been disabled by hardware or software
since cleared
1 = the buck was disabled by hardware or software since cleared



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com