TC35679FSG datasheet(7/45 Pages) TOSHIBA

7 / 45 page

TC35679FSG-002

2018-01-17

Pin name

Pin No.

Attribute

Condition

Functional description

VDD category

Direction

Type

Default

(during reset)

RF interface

RFIO

VDDCORE

IN/OUT

Analog

—

RF I/O pins.

This product incorporates the 50 Ω matching circuit,

so that external matching circuit is unnecessary.

The RF output pattern should wire with the 50 Ω

transmission line.

For details, refer to the hardware application note of

this product.

General purpose I/O port

GPIO0

VDDIO

IN/OUT

Pull-up

Pull-down

Schmitt trigger

Hi-Z

General purpose I/O pin.

During reset, the pull-up and pull-down resistors are

unconnected (input disable state). The same state

continues just after the reset is released, and it will

be controlled by software after that. After the pin

configuration by software processing, it works as a

GPIO pin of the input and output or Table 2-2

function.

Pin processing when not using this function are

listed in Table 2-2. (Note)

GPIO1

GPIO2

GPIO5

GPIO6

GPIO7

GPIO8

GPIO11

GPIO12

GPIO25

VDDIO

IN/OUT

Pull-up

Pull-down

Schmitt trigger

Pull-up

General purpose I/O pins.

During reset, the pull-up resistor is connected (input

disable state). The pull-up resistor is connected

(input state) just after the reset is released, and it will

be controlled by software after that.After the pin

configuration by software processing, it works as a

GPIO pin of the input and output or Table 2-2

function.

Pin processing when not using this function are

listed in Table 2-2. In addition, GPIO1 pin is used in

the case of switching operation modes. (Note)

GPIO3

GPIO4

GPIO9

GPIO10

GPIO14

VDDIO

IN/OUT

Pull-up

Pull-down

Schmitt trigger

Hi-Z

ADC input and general purpose I/O pins.

During reset, the pull-up and pull-down resistors are

unconnected (input disable state). The same state

continues just after the reset is released, and it will

be controlled by software after that. Then the

software configures pull-up/pull-down resistors, and

the pin can function as generalADC input, or

general purpose IO.

Pin processing when not using this function are

listed in Table 2-2. (Note)

TC35679FSG 데이터시트(PDF) 7 Page - Toshiba Semiconductor

TC35679FSG 데이터시트(HTML) 7 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

데이터시트 다운로드

링크 URL