전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

24LLC02 데이터시트(PDF) 8 Page - Ceramate Technical

부품명 24LLC02
상세설명  2K-Bits Serial EEPROM For Low Power
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CERAMATE [Ceramate Technical]
홈페이지  http://www.ceramate.com.tw
Logo CERAMATE - Ceramate Technical

24LLC02 데이터시트(HTML) 8 Page - Ceramate Technical

Back Button 24LLC02 Datasheet HTML 4Page - Ceramate Technical 24LLC02 Datasheet HTML 5Page - Ceramate Technical 24LLC02 Datasheet HTML 6Page - Ceramate Technical 24LLC02 Datasheet HTML 7Page - Ceramate Technical 24LLC02 Datasheet HTML 8Page - Ceramate Technical 24LLC02 Datasheet HTML 9Page - Ceramate Technical 24LLC02 Datasheet HTML 10Page - Ceramate Technical 24LLC02 Datasheet HTML 11Page - Ceramate Technical 24LLC02 Datasheet HTML 12Page - Ceramate Technical Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
24LLC02
2K-Bits Serial EEPROM For Low Power
* All specs and applications shown above subject to change without prior notice.
1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU ,
TAOYUAN, TAIWAN
Email: server@ceramate.com.tw
Tel:886-3-3214525
Http: www.ceramate.com.tw
Fax:886-3-3521052
Page 8 of 19
Rev 1.0 Dec. 26, 2001
BYTE WRITE OPERATION
In a complete byte write operation, the master transmits the slave address, word address, and one data byte to
the 24LLC02 slave device (see Figure 1-9).
Slave Address
Start
Word Address
Data
Stop
A
C
K
A
C
K
A
C
K
Figure 1-9. Byte Write Operation
Following the Start condition, the master sends the device identifier (4 bits), the device address (3 bits), and an
R /W bit set to “0” onto the bus. Then the addressed 24LLC02 generates an ACK and waits for the next byte.
The next byte to be transmitted by the master is the word address. This 8-bit address
is written into the word address pointer of the 24LLC02.
When the 24LLC02 receives the word address, it responds by issuing an ACK and then waits for the next 8-bit
data. When it receives the data byte, the 24LLC02 again responds with an ACK.The master terminates the
transfer by generating a Stop condition, at which time the 24LLC02 begins the internal write cycle.
While the internal write cycle is in progress, all 24LLC02 inputs are disabled and the 24LLC02 does not respond
to additional requests from the master.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com