| 전자부품 데이터시트 검색엔진 |
|
48LM01 데이터시트(PDF) 19 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
48LM01 데이터시트(HTML) 19 Page - Microchip Technology |
|
19 / 40 page ![]() 2018-2019 Microchip Technology Inc. DS20006008C-page 19 48L512/48LM01 8.1.2 CONTINUOUS WRITE Writing to a number of SRAM bytes is similar to a byte write, however, more bytes can be added after the first byte in the same write cycle. If more bytes of data are transmitted than what will fit to the end of that memory array, the address counter will “roll over” to the beginning of the SRAM array. Previously written data will be overwritten. Upon completion of the write, the 48L512/48LM01 automatically returns to the Write Disable state (STATUS register bit WEL = 0). FIGURE 8-2: CONTINUOUS SRAM WRITE WAVEFORM Note: If the CS pin is deselected at somewhere other than the end of an 8-bit byte boundary, the last partial byte operation will be aborted and the completed bytes will be written to the SRAM array. CS SCK 1 02 3 4 5 6 7 SI DD D D D D D D Data In Byte n MSb High-Impedance SO 0 000 0 0 1 0 DD D D D D D WRITE Opcode Data In Byte 1 D MSb MSb Address (2 or 3 bytes) AAAA A MSb AA A |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |