전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TDA4VE...ALZQ1 데이터시트(PDF) 152 Page - Texas Instruments

부품명 TDA4VE...ALZQ1
상세설명  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TDA4VE...ALZQ1 데이터시트(HTML) 152 Page - Texas Instruments

Back Button TDA4VE...ALZQ1 Datasheet HTML 148Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 149Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 150Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 151Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 152Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 153Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 154Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 155Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 156Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 251 page
background image
7.10.5.2 CPSW2G
For more details about features and additional description information on the device Gigabit Ethernet MAC, see
the corresponding sections within Signal Descriptions and Detailed Description.
7.10.5.2.1 CPSW2G MDIO Interface Timings
Table 7-26 represents CPSW2G timing conditions.
Table 7-26. CPSW2G MDIO Timing Conditions
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input signal slew rate
0.9
3.6
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
10
470
pF
Table 7-27, Table 7-28, and Figure 7-35 present timing requirements for MDIO.
Table 7-27. CPSW2G MDIO Timing Requirements
NO.
MIN
MAX
UNIT
MDIO1 tsu(mdioV-mdcH)
Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high
90
ns
MDIO2 th(mdcH-mdioV)
Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high
0
ns
Table 7-28. CPSW2G MDIO Switching Characteristics
NO.
PARAMETER
MIN
MAX
UNIT
MDIO3 tc(mdc)
Cycle time, MDIO[x]_MDC
400
ns
MDIO4 tw(mdcH)
Pulse Duration, MDIO[x]_MDC high
160
ns
MDIO5 tw(mdcL)
Pulse Duration, MDIO[x]_MDC low
160
ns
MDIO7 td(mdcL-mdioV)
Delay time, MDIO[x]_MDC low to MDIO[x]_MDIO valid
–150
150
ns
MDIO3
MDIO1
MDIO2
MDIO7
MDIO4
MDIO5
MDIO[x]_MDC
MDIO[x]_MDIO
(input)
MDIO[x]_MDIO
(output)
CPSW2G_MDIO_TIMING_01
Figure 7-35. CPSW2G MDIO Timing Requirements and Switching Characteristics
Note
x = 0 in MCU domain
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
152
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com