T48C862M-R3-TNQ datasheet(40/107 Pages) ATMEL

40 / 107 page

T48C862-R3

4554A–4BMCU–02/03

Figure 33. UTCM Block Diagram

Timer 1

The Timer 1 is an interval timer which can be used to generate periodical interrupts and

as prescaler for Timer 2, Timer 3, the serial interface and the watchdog function.

The Timer 1 consists of a programmable 14-stage divider that is driven by either SUBCL

or SYSCL. The timer output signal can be used as prescaler clock or as SUBCL and as

source for the Timer 1 interrupt. Because of other system requirements, the Timer 1 out-

put T1OUT is synchronized with SYSCL. Therefore, in the power-down mode SLEEP

(CPU core -> sleep and OSC-Stop -> yes), the output T1OUT is stopped (T1OUT = 0).

Nevertheless, the Timer 1 can be active in SLEEP and generate Timer 1 interrupts. The

interrupt is maskable via the T1IM bit and the SUBCL can be bypassed via the T1BP bit

of the T1C2 register. The time interval for the timer output can be programmed via the

Timer 1 control register T1C1.

Demodu-

lator 3

8-bit Counter 3

Capture 3

Compare 3/1

Compare 3/2

Modu-

lator 3

MUX

Control

Watchdog

Interval / Prescaler

Timer 1

Timer 3

Modu-

lator 2

4-bit Counter 2/1

Compare 2/1

MUX

DCG

8-bit Counter 2/2

Compare 2/2

Control

Timer 2

MUX

8-bit shift register

Receive buffer

Transmit buffer

Control

SSI

SCL

INT4

INT5

INT2

NRST

INT3

POUT

TOG2

TOG3

T1OUT

SUBCL

SYSCL

from clock module

T3O

T3I

T2I

T2O

I/O bus

T48C862M-R3-TNQ 데이터시트(PDF) 40 Page - ATMEL Corporation

T48C862M-R3-TNQ 데이터시트(HTML) 40 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL