전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS9214 데이터시트(PDF) 10 Page - Integrated Circuit Systems

부품명 ICS9214
상세설명  Rambus XDR Clock Generator
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ICST [Integrated Circuit Systems]
홈페이지  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS9214 데이터시트(HTML) 10 Page - Integrated Circuit Systems

Back Button ICS9214 Datasheet HTML 6Page - Integrated Circuit Systems ICS9214 Datasheet HTML 7Page - Integrated Circuit Systems ICS9214 Datasheet HTML 8Page - Integrated Circuit Systems ICS9214 Datasheet HTML 9Page - Integrated Circuit Systems ICS9214 Datasheet HTML 10Page - Integrated Circuit Systems ICS9214 Datasheet HTML 11Page - Integrated Circuit Systems ICS9214 Datasheet HTML 12Page - Integrated Circuit Systems ICS9214 Datasheet HTML 13Page - Integrated Circuit Systems ICS9214 Datasheet HTML 14Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
10
Integrated
Circuit
Systems, Inc.
ICS9214
0809D—04/07/06
Thermal Characteristics
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
θ
JA
Still air
120
°C/W
θ
JA
1 m/s air flow
95
°C/W
θ
JA
3 m/s air flow
80
°C/W
Thermal Resistance Junction to Case
θ
JC
20
°C/W
Thermal Resistance Junction to Top of
Case
Ψ
JT
Still Air
4.5
°C/W
Maximum Case Temp
120
°C
Thermal Resistance Junction to
Ambient
AC Characteristics-Outputs
TA = 0°C to +70°C; Supply Voltage AVDD2.5, VDD2.5 = 2.5 V +/- 0.125V (unless otherwise stated)
PARAMETER
1
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
Output clock cycle time
tCYCLE
1.5
2.5
ns
f = 400 to 635 MHz
-
40
ps
f = 635 to 800 MHz
-
30
ps
Output Phase error when
tracking SSC
tERR,SSC
-100
100
ps
Change in skew
tSKEW
3
TA = 0°C to +70°C,
AVDD2.5, VDD2.5 =
2.5 V +/- 0.125V
-15
ps
Long term average output
duty cycle
DC
45
55
%
f = 400 to 635 MHz
-
40
ps
f = 635 to 800 MHz
-
30
ps
Output rise and fall times
tR, tF
20% to 80% of output
voltage
100
300
ps
Difference between
output rise and fall time
on same pin of a single
device
tR-F
20% to 80% of output
voltage, f = 400 to 800 MHz
-
100
ps
Dynamic output
impedance
ZOUT
4
VOL = 0.9 V
1000
-
Ω
Notes:
5. Guaranteed by design and characterization, not 100% tested in production
is measured at common mode voltage.
2. Output short-term jitter is the absolute value fo the worst case deviation and is
defined in the Jitter section.
3. tSKEW is the timing difference between any two of the four differential clocks and
4. Zout is defined at the output pins.
1. Max and min output clock cycle times are based on nominal output frequencies
of 400 and 667 MHz respectively. For spread spectrum modulated input clocks,
the output clocks track the input modulation.
Short term jitter (over 1 to
6 clock cycles)
tJ
2
tDCERR
Cycle-to-cycle duty cycle
error



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com