전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

KSZ9567RTXI-TR 데이터시트(PDF) 139 Page - Microchip Technology

부품명 KSZ9567RTXI-TR
상세설명  7-Port Gigabit Ethernet Switch with Audio Video Bridging and Two RGMII/MII/RMII Interfaces
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

KSZ9567RTXI-TR 데이터시트(HTML) 139 Page - Microchip Technology

Back Button KSZ9567RTXI-TR Datasheet HTML 135Page - Microchip Technology KSZ9567RTXI-TR Datasheet HTML 136Page - Microchip Technology KSZ9567RTXI-TR Datasheet HTML 137Page - Microchip Technology KSZ9567RTXI-TR Datasheet HTML 138Page - Microchip Technology KSZ9567RTXI-TR Datasheet HTML 139Page - Microchip Technology KSZ9567RTXI-TR Datasheet HTML 140Page - Microchip Technology KSZ9567RTXI-TR Datasheet HTML 141Page - Microchip Technology KSZ9567RTXI-TR Datasheet HTML 142Page - Microchip Technology KSZ9567RTXI-TR Datasheet HTML 143Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 139 / 232 page
background image
 2017-2019 Microchip Technology Inc.
DS00002329D-page 139
KSZ9567R
5.2.2
PORT N: PORT ETHERNET PHY REGISTERS (0xN100 - 0xN1FF)
The registers in this section are for PHY ports only. Refer to the IEEE802.3 clause 22.3.4 for additional details.
5.2.2.1
PHY Basic Control Register
PHY register 0x00.
Address:
0xN100 - 0xN101
Port N: 1-5
Size:
16 bits
Bits
Description
Type
Default
15
PHY Software Reset
Set this bit to reset this PHY. Registers are not reset. This bit is self-clearing.
R/W
SC
0b
14
Local Loopback Mode
Data going from the internal switch fabric to an egress port is looped back at
that egress port and returned to the internal switch fabric.
1 = Local Loopback mode
0 = Normal operation
R/W
0b
13
Speed Select (LSB)
This bit is ignored if auto-negotiation is enabled (bit 12 in this register).
Bits [6, 13]
11 = Reserved
10 = 1000 Mb/s
01 = 100 Mb/s
00 = 10 Mb/s
R/W
Note 5-4
12
Auto-Negotiation Enable
1 = Auto-negotiation is enabled
0 = Auto-negotiation is disabled
The initial value of this bit is determined by a strapping option, but it may be
overwritten.
R/W
Note 5-4
11
Power Down
1 = Power-down mode
0 = Normal operation
When this bit is set to ‘1’, the link-down status might not get updated in the
PHY status register. Software should note link is down and should not rely on
the PHY status register link status.
After this bit is changed from ‘1’ to ‘0’, an internal reset is performed. Wait a
minimum of 1ms before read/write access to this PHY’s registers.
R/W
0b
10
Isolate
1 = Logical isolation of the PHY from the switch core
0 = Normal operation
R/W
0b
9
Re-start Auto-Negotiation
Set this bit to re-start auto-negotiation. This bit is self-clearing.
R/W, SC
0b
8
Duplex Mode
This bit is ignored if auto-negotiation is enabled (bit 12 in this register).
1 = Full duplex
0 = Half duplex
R/W
1b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com