| 전자부품 데이터시트 검색엔진 |
|
KSZ9567RTXI-TR 데이터시트(PDF) 167 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
KSZ9567RTXI-TR 데이터시트(HTML) 167 Page - Microchip Technology |
|
167 / 232 page ![]() 2017-2019 Microchip Technology Inc. DS00002329D-page 167 KSZ9567R 5.2.6.16 Port ACL Access F Register 5.2.6.17 Port ACL Byte Enable MSB Register 5.2.6.18 Port ACL Byte Enable LSB Register Address: 0xN60F Port N: 1-7 Size: 8 bits Bits Description Type Default 7:0 Ruleset [7:0] R/W 0x00 Address: 0xN610 Port N: 1-7 Size: 8 bits Bits Description Type Default 7:0 Byte Enable [15:8] Each bit enables accessing one of the ACL bytes when a read or write is initiated by writing to the Port ACL Byte Enable LSB Register. Bit 0 applies to the Port ACL Access 7 Register Bit 1 applies to the Port ACL Access 6 Register, etc. Bit 7 applies to the Port ACL Access 0 Register 1 = Byte is selected for read/write 0 = Byte is not selected R/W 0x00 Address: 0xN611 Port N: 1-7 Size: 8 bits Bits Description Type Default 7:0 Byte Enable [7:0] Each bit enables accessing one of the ACL bytes when a read or write is initiated by writing to the Port ACL Byte Enable LSB Register. Bit 0 applies to the Port ACL Access F Register Bit 1 applies to the Port ACL Access E Register, etc. Bit 7 applies to the Port ACL Access 8 Register 1 = Byte is selected for read/write 0 = Byte is not selected R/W 0x00 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |