전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LIS2DUX12 데이터시트(PDF) 96 Page - STMicroelectronics

부품명 LIS2DUX12
상세설명  Ultralow-power accelerometer with AI & anti-aliasing
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LIS2DUX12 데이터시트(HTML) 96 Page - STMicroelectronics

Back Button LIS2DUX12 Datasheet HTML 92Page - STMicroelectronics LIS2DUX12 Datasheet HTML 93Page - STMicroelectronics LIS2DUX12 Datasheet HTML 94Page - STMicroelectronics LIS2DUX12 Datasheet HTML 95Page - STMicroelectronics LIS2DUX12 Datasheet HTML 96Page - STMicroelectronics LIS2DUX12 Datasheet HTML 97Page - STMicroelectronics LIS2DUX12 Datasheet HTML 98Page - STMicroelectronics LIS2DUX12 Datasheet HTML 99Page - STMicroelectronics LIS2DUX12 Datasheet HTML 100Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 102 page
background image
List of tables
Table 1.
Pin description...................................................................... 4
Table 2.
Mechanical characteristics ............................................................. 5
Table 3.
Electrical characteristics ............................................................... 6
Table 4.
Temperature sensor characteristics ....................................................... 6
Table 5.
SPI slave timing values................................................................ 7
Table 6.
I²C slave timing values ................................................................ 9
Table 7.
Absolute maximum ratings ............................................................ 10
Table 8.
Configuration of duration of interrupt...................................................... 12
Table 9.
Internal pin status .................................................................. 15
Table 10.
Serial interface pin description .......................................................... 25
Table 11.
I²C terminology .................................................................... 25
Table 12.
SAD+read/write patterns.............................................................. 26
Table 13.
Transfer when master is writing one byte to slave............................................. 26
Table 14.
Transfer when master is writing multiple bytes to slave ......................................... 26
Table 15.
Transfer when master is receiving (reading) one byte of data from slave ............................. 26
Table 16.
Transfer when master is receiving (reading) multiple bytes of data from slave ......................... 26
Table 17.
MIPI I3C® CCC commands ............................................................ 32
Table 18.
Register map...................................................................... 34
Table 19.
Table 20. PIN_CTRL register ........................................................... 36
Table 20.
PIN_CTRL register description ......................................................... 36
Table 21.
WAKE_UP_DUR_EXT register ......................................................... 36
Table 22.
WAKE_UP_DUR_EXT register description ................................................. 36
Table 23.
WHO_AM_I register default values....................................................... 37
Table 24.
CTRL1 register .................................................................... 37
Table 25.
CTRL1 register description ............................................................ 37
Table 26.
CTRL2 register .................................................................... 38
Table 27.
CTRL2 register description ............................................................ 38
Table 28.
CTRL3 register .................................................................... 38
Table 29.
CTRL3 register description ............................................................ 38
Table 30.
CTRL4 register .................................................................... 39
Table 31.
CTRL4 register description ............................................................ 39
Table 32.
ODR frequency in inactivity state ........................................................ 39
Table 33.
CTRL5 register .................................................................... 40
Table 34.
CTRL5 register description ............................................................ 40
Table 35.
Operating modes ................................................................... 40
Table 36.
Bandwidth selection (low-power mode with ODR < 50 Hz)....................................... 41
Table 37.
Full-scale selection.................................................................. 41
Table 38.
FIFO_CTRL register description ........................................................ 42
Table 39.
Selection of FIFO mode .............................................................. 42
Table 40.
FIFO_WTM register ................................................................. 43
Table 41.
FIFO_WTM register description ......................................................... 43
Table 42.
INTERRUPT_CFG register ............................................................ 43
Table 43.
INTERRUPT_CFG register description .................................................... 43
Table 44.
SIXD register...................................................................... 44
Table 45.
SIXD register description ............................................................. 44
Table 46.
WAKE_UP_THS register.............................................................. 44
Table 47.
WAKE_UP_THS register description ..................................................... 44
Table 48.
WAKE_UP_DUR register ............................................................. 45
Table 49.
WAKE_UP_DUR register description ..................................................... 45
Table 50.
FREE_FALL register ................................................................ 45
Table 51.
FREE_FALL register description ........................................................ 45
Table 52.
MD1_CFG register .................................................................. 46
Table 53.
MD1_CFG register description.......................................................... 46
LIS2DUX12
List of tables
DS14071 - Rev 2
page 96/102



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com