68HC705SP7 datasheet(160/230 Pages) NXP

160 / 230 page

Programmable Timer

General Release Specification

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

Programmable Timer

NOTE:

To prevent interrupts from occurring between readings of the TMRH and

TMRL, set the I bit in the condition code register (CCR) before reading

TMRH and clear the I bit after reading TMRL.

11.4 Alternate Counter Registers (ACRH and ACRL)

The functional block diagram of the 16-bit free-running timer counter and

alternate counter registers is shown in Figure 11-4. The alternate

counter registers behave the same as the timer registers, except that

any reads of the alternate counter will not have any effect on the TOF

flag bit and timer interrupts. The alternate counter registers include a

transparent buffer latch on the LSB of the 16-bit timer counter.

Figure 11-4. Alternate Counter Block Diagram

The alternate counter registers (ACRH and ACRL) shown in

Figure 11-5 are read-only locations which contain the current high and

low bytes of the 16-bit free-running counter. Writing to the alternate

counter registers has no effect. Reset of the device presets the timer

counter to $FFFC.

ACRH ($001A)

TMR LSB

16-BIT COUNTER

÷ 4

INTERNAL

(OSC

÷ 2)

RESET

CLOCK

ACRL ($001B)

INTERNAL

($FFFC)

DATA

READ

ACRH

READ

ACRL

READ

LATCH

BUS

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

68HC705SP7 데이터시트(PDF) 160 Page - NXP Semiconductors

68HC705SP7 데이터시트(HTML) 160 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL