전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

7LVC841APWDH 데이터시트(PDF) 3 Page - NXP Semiconductors

부품명 7LVC841APWDH
상세설명  10-bit transparent latch with 5-volt tolerant inputs/outputs 3-State
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

7LVC841APWDH 데이터시트(HTML) 3 Page - NXP Semiconductors

  7LVC841APWDH Datasheet HTML 1Page - NXP Semiconductors 7LVC841APWDH Datasheet HTML 2Page - NXP Semiconductors 7LVC841APWDH Datasheet HTML 3Page - NXP Semiconductors 7LVC841APWDH Datasheet HTML 4Page - NXP Semiconductors 7LVC841APWDH Datasheet HTML 5Page - NXP Semiconductors 7LVC841APWDH Datasheet HTML 6Page - NXP Semiconductors 7LVC841APWDH Datasheet HTML 7Page - NXP Semiconductors 7LVC841APWDH Datasheet HTML 8Page - NXP Semiconductors 7LVC841APWDH Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
Philips Semiconductors
Product specification
74LVC841A
10-bit transparent latch with 5-volt tolerant
inputs/outputs (3-State)
1998 Jun 17
3
LOGIC SYMBOL (IEEE/IEC)
SV01724
LE
13
Q7
Q8
Q9
2
D0
Q0
19
20
21
22
23
9
10
11
D7
D8
D9
8
D6
Q6
7
D5
Q5
14
6
D4
Q4
15
5
D3
Q3
16
4
D2
Q2
17
3
D1
Q1
18
1
OE
LOGIC SYMBOL
SV01725
23
22
21
20
19
18
17
16
15
14
2
3
4
5
6
7
8
9
10
11
C1
EN
13
1
1D
LOGIC DIAGRAM
DD
D
LE
SV01726
Q0
Q1
Q2
Q3
Q4
Q5
Q
Q6
Q7
Q8
Q9
D0
D1
D2
D3
D4
D5
D6
D
D7
D8
D9
LE
OE
DQ
LATCH
1
LE LE
DQ
LATCH
2
LE LE
DQ
LATCH
3
LE LE
DQ
LATCH
4
LE LE
DQ
LATCH
5
LE LE
DQ
LATCH
6
LE LE
DQ
LATCH
7
LE LE
QQQ
LATCH
8
LATCH
9
LATCH
10
LE
LE
LE
LE
LE
LE
LE
LE
FUNCTION TABLE for register An or Bn
OPERATING MODES
INPUTS
INTERNAL
OUTPUTS
OPERATING MODES
OE
LE
Dn
LATCHES
Q0 TO Q9
Enable and read register (transparent mode)
L
L
H
H
L
H
L
H
L
H
Latch and read register
L
L
↓
↓
l
h
L
H
L
H
latch register and disable outputs
H
H
X
X
l
h
L
H
Z
Z
Hold
L
L
X
NC
NC
NOTES:
H
=
HIGH voltage level
h
=
HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition
L
=
LOW voltage level
l
=
LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition
X
=
don’t care
Z
=
high impedance OFF-state
NC =
no change



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com