전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

VIPERGAN50TR 데이터시트(PDF) 21 Page - STMicroelectronics

부품명 VIPERGAN50TR
상세설명  Advanced quasi-resonant offline high voltage converter with E-mode GaN HEMT
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VIPERGAN50TR 데이터시트(HTML) 21 Page - STMicroelectronics

Back Button VIPERGAN50TR Datasheet HTML 17Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 18Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 19Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 20Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 21Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 22Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 23Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 24Page - STMicroelectronics VIPERGAN50TR Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 37 page
background image
RDELAY_default< RTB
NAUXNSEC∙ VOUT
VD−ONMIN −1
Dynamic blanking time and valley synchronization functions can be disabled connecting TB to GND.
The decision if the function is used or not is taken at power-up: before the pin VDD reaches the VDD-ON threshold,
the current ITB-DIS (200 µA typ.) is sourced from the pin. If the TB pin voltage is below the VTB-DIS threshold (100
mV typ.), the pin is assumed to be connected to GND, the related circuitry is disabled, and the information is
latched until the next power-on.
Please note that to ensure a correct check of the disabling function, the resistor
RDELAYcannotbelowerthan:
Equation 8
(8)
RDELAYmin <VTB−DISmax
ITB−DISmin =750 Ω
5.9
TB pin configuration
The pin TB can be easily configured in different combinations, as reported in Table 6 and in Figure 21, Figure 22,
Figure 23, Figure 24.
Table 6. TB pin matrix configuration
Dynamic Blanking Time
Valley Synchronization
Schematic Configuration
Yes
Yes
Figure 21
No
Yes
Figure 22
Yes
No
Figure 23
No
No
Figure 24
Figure 21. TB pin: (external configuration: dynamic
blanking time and valley synch)
Figure 22. TB pin: external configuration: (only
valley synch)
Figure 23. TB pin: external configuration (only
dynamic blanking time )
Figure 24. TB pin: external configuration (no
dynamic blanking time nor valley synch)
VIPERGAN50
TB pin configuration
DS13888 - Rev 2
page 21/37



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com