전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HVLED101 데이터시트(PDF) 26 Page - STMicroelectronics

부품명 HVLED101
상세설명  Advanced high power factor flyback controller with valley locking and maximum power control
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

HVLED101 데이터시트(HTML) 26 Page - STMicroelectronics

Back Button HVLED101 Datasheet HTML 22Page - STMicroelectronics HVLED101 Datasheet HTML 23Page - STMicroelectronics HVLED101 Datasheet HTML 24Page - STMicroelectronics HVLED101 Datasheet HTML 25Page - STMicroelectronics HVLED101 Datasheet HTML 26Page - STMicroelectronics HVLED101 Datasheet HTML 27Page - STMicroelectronics HVLED101 Datasheet HTML 28Page - STMicroelectronics HVLED101 Datasheet HTML 29Page - STMicroelectronics HVLED101 Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 36 page
background image
During brownout, the internal THD optimizer drives the internal switched resistor always OFF (setting δc = 0 in
Section 6.3.1 ) and the THD pin is set in high impedance.
Figure 17. Brownout protection
VBO
VCC-SHD
VCC
Low Consumption
VHVSU
Active Mode
Active Mode
VCC-ON
< TBO
TBO
TBO-LEB
IHVSU
IBLEED
IHV-ON
BO exit
Ignored
TDBNC
VCC-OFF
TDBNC
Complete restart by ramp-up
6.8.4
Undervoltage protection (UVP)
Primary side regulation sample and hold constantly monitors the output voltage. If it steadily falls below the VUVP
threshold for at least TUVP, the IC is shut down and ART state is invoked to try a new operating attempt. Note
that, during the VCC recycling, the ART timer is frozen during VCC recharging phase (from turn-off to turn-on
thresholds); furthermore, as TART elapses, the HV current generator is activated immediately, without waiting that
the VCC turn-off threshold is reached. At operation resuming attempt after ART state, the IC starts from the
ramp-up phase.
6.8.5
General fault pin and NTC connection
The HVLED101 embeds one general purpose pin intended to disable the switching activity and move the IC into
low consumption if the voltage at this pin falls below a threshold level or is left floating. Also in this case (like for
UVP), as the protection is triggered, the ART state is invoked: after TART elapses, the IC waits for the FAULT
condition reset before resuming operation (starting from ramp-up phase).
The FAULT pin is mainly used to manage an NTC thermistor: in fact, the lower threshold has a well-defined
hysteresis, the pin sources a precise current to create the desired thermal hysteresis for final application.
HVLED101
Protections
DS14143 - Rev 2
page 26/36



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com