| 전자부품 데이터시트 검색엔진 |
|
DSPIC30F 데이터시트(PDF) 30 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DSPIC30F 데이터시트(HTML) 30 Page - Microchip Technology |
|
30 / 248 page ![]() dsPIC30F DS70083G-page 28 Preliminary 2004 Microchip Technology Inc. 2.5 DSP Engine Concurrent operation of the DSP engine with MCU instruction flow is not possible, though both the MCU ALU and DSP engine resources may be used concur- rently by the same instruction (e.g., ED and EDAC instructions). The DSP engine consists of a high speed 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic). Data input to the DSP engine is derived from one of the following: 1. Directly from the W array (registers W4, W5, W6 or W7) via the X and Y data buses for the MAC class of instructions (MAC, MSC, MPY, MPY.N, ED, EDAC, CLR and MOVSAC). 2. From the X bus for all other DSP instructions. 3. From the X bus for all MCU instructions which use the barrel shifter. Data output from the DSP engine is written to one of the following: 1. The target accumulator, as defined by the DSP instruction being executed. 2. The X bus for MAC, MSC, CLR and MOVSAC accumulator writes, where the EA is derived from W13 only. (MPY, MPY.N, ED and EDAC do not offer an accumulator write option.) 3. The X bus for all MCU instructions which use the barrel shifter. The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations, which require no additional data. These instructions are ADD, SUB and NEG. The DSP engine has various options selected through various bits in the CPU Core Configuration register (CORCON), as listed below: 1. Fractional or integer DSP multiply (IF). 2. Signed or unsigned DSP multiply (US). 3. Conventional or convergent rounding (RND). 4. Automatic saturation on/off for AccA (SATA). 5. Automatic saturation on/off for AccB (SATB). 6. Automatic saturation on/off for writes to data memory (SATDW). 7. Accumulator Saturation mode selection (ACCSAT). A block diagram of the DSP engine is shown in Figure 2-9. Note: For CORCON layout, see Table 4-3. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |