전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC05RC17GRS/D 데이터시트(PDF) 83 Page - NXP Semiconductors

부품명 HC05RC17GRS/D
상세설명  General Release Specification
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05RC17GRS/D 데이터시트(HTML) 83 Page - NXP Semiconductors

Back Button HC05RC17GRS/D Datasheet HTML 79Page - NXP Semiconductors HC05RC17GRS/D Datasheet HTML 80Page - NXP Semiconductors HC05RC17GRS/D Datasheet HTML 81Page - NXP Semiconductors HC05RC17GRS/D Datasheet HTML 82Page - NXP Semiconductors HC05RC17GRS/D Datasheet HTML 83Page - NXP Semiconductors HC05RC17GRS/D Datasheet HTML 84Page - NXP Semiconductors HC05RC17GRS/D Datasheet HTML 85Page - NXP Semiconductors HC05RC17GRS/D Datasheet HTML 86Page - NXP Semiconductors HC05RC17GRS/D Datasheet HTML 87Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 128 page
background image
Carrier Modulator Transmitter (CMT)
Modulator
MC68HC05RC17 — Rev. 2.0
General Release Specification
Carrier Modulator Transmitter (CMT)
EIMSK — External Interrupt Mask
1 = IRQ and keyscan interrupts masked
0 = IRQ and keyscan interrupts enabled
The external interrupt mask bit is used to mask IRQ and keyscan
interrupts. This bit is cleared by reset.
EXSPC — Extended Space Enable
1 = Extended space enabled
0 = Extended space disabled
For a description of the extended space enable bit, see 9.5.3
Extended Space Operation
. This bit is cleared by reset.
BASE — Baseband Enable
1 = Baseband enabled
0 = Baseband disabled
When set, the BASE bit disables the carrier generator and forces the
carrier output high for generation of baseband protocols. When BASE
is clear, the carrier generator is enabled and the carrier output toggles
at the frequency determined by values stored in the carrier data
registers. See 9.5.1 Time Mode. This bit is cleared by reset. This bit
is not double buffered and should not be written to during a
transmission.
MODE — Mode Select
1 = CMT operates in FSK mode.
0 = CMT operates in time mode.
For a description of CMT operation in time mode, see 9.5.1 Time
Mode
. For a description of CMT operation in FSK mode, see 9.5.2
FSK Mode
. This bit is cleared by reset. This bit is not double buffered
and should not be written to during a transmission.
IE — Interrupt Enable
1 = CPU interrupt enabled
0 = CPU interrupt disabled
A CPU interrupt will be requested when EOC is set if IE was previously
set. If IE is clear, EOC will not request a CPU interrupt.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com