| 전자부품 데이터시트 검색엔진 |
|
ISL81601 데이터시트(PDF) 46 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ISL81601 데이터시트(HTML) 46 Page - Renesas Technology Corp |
|
46 / 54 page ![]() FN9299 Rev.3.1 Page 46 of 53 May 27, 2021 ISL81601 7. Layout Guidelines (12) Use a pair of traces with minimum loop for the input or output current sensing connection. (13) Ensure the feedback connection to the output capacitor is short and direct. 7.2 General EPAD Design Considerations Figure 56 illustrates how to use vias to remove heat from the IC. Figure 56. PCB Via Pattern Fill the thermal pad area with vias. A typical via array fills the thermal pad footprint so that their centers are three times the radius apart from each other. Keep the vias small but not so small that their inside diameter prevents solder wicking through during reflow. Connect all vias to the ground plane. The vias must have a low thermal resistance for efficient heat transfer. Ensure a complete connection of the plated through hole to each plane. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |