전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SLG46867MTR 데이터시트(PDF) 49 Page - Renesas Technology Corp

부품명 SLG46867MTR
상세설명  GreenPAK Programmable Mixed-Signal Matrix with Dual 44 mW/2 A P-FET
PDF  209 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SLG46867MTR 데이터시트(HTML) 49 Page - Renesas Technology Corp

Back Button SLG46867MTR Datasheet HTML 45Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 46Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 47Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 48Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 49Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 50Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 51Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 52Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 53Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 209 page
background image
Datasheet
28-Feb-2023
CFR0011-120-00
Revision 3.21
Page 49 of 208
© 2023 Renesas Electronics Corporation
SLG46867
GreenPAK Programmable Mixed-Signal Matrix
with Dual 44 m
Ω/2 A P-FET
Figure 16: 2-bit LUT1 or DFF1
Figure 17: 2-bit LUT2 or DFF2
DFF1
CLK
D
2-bit LUT1 OUT
IN0
IN1
To Connection Matrix
Input [2]
4-bits NVM
From Connection Matrix Output [3]
1-bit NVM
registers [1503:1500]
register [1489]
From Connection Matrix Output [2]
Q/nQ
register [1503] DFF or LATCH Select
register [1502] Output Select (Q or
nQ)
register [1501] DFF Initial Polarity Se-
lect
LUT Truth
Table
DFF/Latch
Registers
S0
S1
S0
S1
S0
S1
0: 2-bit LUT1 IN1
1: DFF1 Data
0: 2-bit LUT1 Out
1: DFF1 Out
0: 2-bit LUT1 IN0
1: DFF1 CLK
DFF2
CLK
D
2-bit LUT2 OUT
IN0
IN1
To Connection Matrix
Input [3]
4-bits NVM
From Connection Matrix Output [5]
1-bit NVM
registers [1507:1504]
register [1490]
From Connection Matrix Output [4]
Q/nQ
register [1507] DFF or LATCH Select
register [1506] Output Select (Q or
nQ)
register [1505] DFF Initial Polarity Se-
lect
LUT Truth
Table
DFF/Latch
Registers
S0
S1
S0
S1
S0
S1
0: 2-bit LUT2 IN1
1: DFF2 Data
0: 2-bit LUT2 Out
1: DFF2 Out
0: 2-bit LUT2 IN0
1: DFF2 CLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com