| 전자부품 데이터시트 검색엔진 |
|
SLG46867MTR 데이터시트(PDF) 82 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SLG46867MTR 데이터시트(HTML) 82 Page - Renesas Technology Corp |
|
82 / 209 page ![]() Datasheet 28-Feb-2023 CFR0011-120-00 Revision 3.21 Page 82 of 208 © 2023 Renesas Electronics Corporation SLG46867 GreenPAK Programmable Mixed-Signal Matrix with Dual 44 m Ω/2 A P-FET 8.3.3 One-Shot Mode CNT/DLY0 to CNT/DLY7 This macrocell will generate a pulse whenever a selected edge is detected on its input. Register bits set the edge selection. The pulse width determines by counter data and clock selection properties. The output pulse polarity (non-inverted or inverted) is selected by register bit. Any incoming edges will be ignored during the pulse width generation. The following diagram shows one-shot function for non-inverted output. Figure 47: Counter Mode Timing Diagram with Two DFFs Synced Up Figure 48: One-Shot Function Timing Diagram RESET_IN CLK Counter OUT Count start in 0 CLK after reset 4 CLK period pulse One-Shot/Freq. DET/Delay IN One-Shot Function Rising Edge Detection One-Shot Function Falling Edge Detection One-Shot Function Both Edge Detection t t t t Delay time Delay time Delay time Delay time Delay time Delay time |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |