| 전자부품 데이터시트 검색엔진 |
|
DP83255AVF 데이터시트(PDF) 62 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83255AVF 데이터시트(HTML) 62 Page - National Semiconductor (TI) |
|
62 / 96 page ![]() 60 Pin Descriptions (Continued) CLOCK INTERFACE The Clock Interface consists of 125 MHz and 125 MHz clocks used by the PLAYER device The clocks are generated by either the Clock Distribution Device or Clock Recovery Device Symbol Pin No IO Description LBC 57 I Local Byte Clock A TTL 125 MHz 50% duty cycle input clock from the Clock Distribution Device The Local Byte Clock is used by the PLAYER device’s internal CMOS logic and to latch incomingoutgoing data of the Control Bus Interface Port A Interface Port B Interface and other miscellaneous IOs RXCa 36 I Receive Bit Clock Differential 100k ECL 125 MHz clock input signals from the Clock Recovery Device The Receive Bit Clock is used by the Serial Interface to latch the RXC b 37 Receive Data (RXDg) TXCa 48 I Transmit Bit Clock Differential 100k ECL 125 MHz clock input signals from the Clock Distribution Device The Transmit Bit Clock is used by the Serial Interface to latch the TXCb 49 Transmit Data (TXDg) TBCa 51 I Transmit Byte Clock Differental 100k ECL 125 MHz clock input signals from the Clock Distribution Device The Transmit Byte Clock is used by the PLAYER device’s internal TBCb 52 Shift Register Block 62 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |