전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

S29CD032J 데이터시트(PDF) 8 Page - SPANSION

부품명 S29CD032J
상세설명  32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SPANSION [SPANSION]
홈페이지  http://www.spansion.com
Logo SPANSION - SPANSION

S29CD032J 데이터시트(HTML) 8 Page - SPANSION

Back Button S29CD032J Datasheet HTML 4Page - SPANSION S29CD032J Datasheet HTML 5Page - SPANSION S29CD032J Datasheet HTML 6Page - SPANSION S29CD032J Datasheet HTML 7Page - SPANSION S29CD032J Datasheet HTML 8Page - SPANSION S29CD032J Datasheet HTML 9Page - SPANSION S29CD032J Datasheet HTML 10Page - SPANSION S29CD032J Datasheet HTML 11Page - SPANSION S29CD032J Datasheet HTML 12Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 76 page
background image
6
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September 27, 2006
Data
Sheet
(Pre limin ar y)
2.
Input/Output Descriptions and Logic Symbols
Table identifies the input and output package connections provided on the device.
Symbol
Type
Description
A19-A0
Input
Address lines for S29CD-J and S29CL-J (A18-A0 for 16Mb and A19-A0 for 32Mb).
A9 supports 12V autoselect input.
DQ31-DQ0
I/O
Data input/output
CE#
Input
Chip Enable. This signal is asynchronous relative to CLK for the burst mode.
OE#
Input
Output Enable. This signal is asynchronous relative to CLK for the burst mode.
WE#
Input
Write Enable
VCC
Supply
Device Power Supply. This signal is asynchronous relative to CLK for the burst mode.
VIO
Input
VersatileI/O
TM Input.
VSS
I/O
Ground
NC
No Connect
Not connected internally
RY/BY#
Output
Ready/Busy output and open drain which require a external pull up resistor.
When RY/BY# = VOH, the device is ready to accept read operations and commands.
When RY/BY# = VOL, the device is either executing an embedded algorithm or the
device is executing a hardware reset operation.
CLK
Input
Clock Input that can be tied to the system or microprocessor clock and provides the
fundamental timing and internal operating frequency.
AVD #
Input
Load Burst Address input. Indicates that the valid address is present on the address
inputs.
IND#
Output
End of burst indicator for finite bursts only. IND is low when the last word in the burst
sequence is at the data outputs.
WAIT#
Output
Provides data valid feedback only when the burst length is set to continuous.
WP#
Input
Write Protect Input. At VIL, disables program and erase functions in two outermost
sectors of the large bank.
ACC
Input
Acceleration input. At VHH, accelerates erasing and programming. When not used for
acceleration, ACC = VSS to VCC.
RESET#
Input
Hardware Reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com