 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ICS841402I 데이터시트(PDF) 10 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS841402I 데이터시트(HTML) 10 Page - Renesas Technology Corp |
|
|
10 / 28 page  ICS841402I Data Sheet FEMTOCLOCK® CRYSTAL-TO-0.7V DIFFERENTIAL HCSL CLOCK GENERATOR ICS841402DKI REVISION A NOVEMBER 7, 2012 10 ©2012 Integrated Device Technology, Inc. Parameter Measurement Information 3.3V HCSL Output Load AC Test Circuit 3.3V LVCMOS Output Load AC Test Circuit RMS Phase Jitter 3.3V HCSL Output Load AC Test Circuit Output Skew Cycle-to-Cycle Jitter 475 Ω Measurement Point 33 Ω 50 Ω 50 Ω 33 Ω Measurement Point 49.9 Ω 49.9 Ω HCSL GND 2pF 2pF 0V IREF 0V VDD VDDA 3.3V¬±5 3.3V¬±5 This load condition is used for VMAX, VMIN, VRB, VRB, tSTABLE, VCROSS, VCROSS and tSLEW± measurements. SCOPE Qx GND VDD VDDA 1.65V¬±5 1.65V¬±5 -1.65V¬±5 Offset Frequency f 1 f 2 Phase Noise Plot Area Under Curve Defined by the Offset Frequency Markers RMS Phase Jitter = 2 * * ƒ 1 * 475 50 50 GND 0V SCOPE IREF 0V VDD VDDA 3.3V¬±5 3.3V¬±5 This load condition is used for IDD, tjit(cc), tsk(o), odc and tjit(Ø) measurements. nQx Qx nQy Qy tsk(o) nQ0, nQ1 Q0, Q1 ➤ ➤ tcycle n tcycle n+1 tjit(cc) = |tcycle n – tcycle n+1| 1000 Cycles |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
