전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LP5912 데이터시트(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
부품명 LP5912
상세설명  LP5912-EP Enhanced Product, 500-mA, Low-Noise, Low-IQ LDO
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

LP5912 데이터시트(HTML) 6 Page - Texas Instruments

Back Button LP5912 Datasheet HTML 2Page - Texas Instruments LP5912 Datasheet HTML 3Page - Texas Instruments LP5912 Datasheet HTML 4Page - Texas Instruments LP5912 Datasheet HTML 5Page - Texas Instruments LP5912 Datasheet HTML 6Page - Texas Instruments LP5912 Datasheet HTML 7Page - Texas Instruments LP5912 Datasheet HTML 8Page - Texas Instruments LP5912 Datasheet HTML 9Page - Texas Instruments LP5912 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 33 page
background image
6.5 Electrical Characteristics (continued)
VIN = VOUT(NOM) + 0.5 V or 1.6 V, whichever is greater; VEN = 1.35 V, CIN = 1 μF, COUT = 1 μF, IOUT = 1 mA (unless otherwise
stated).(1) (2) (3)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
PGLTH
PG low threshold (% of
nominal VOUT)
86
90
93
%
VOL(PG)
PG pin low-level output voltage VOUT < PGLTH, sink current = 1 mA
400
mV
ILKG(PG)
PG pin leakage current
VOUT < PGHTH, VPG = 6 V
1
µA
TRANSITION CHARACTERISTICS
ΔVOUT
Line transients (9)
For VIN ↑ and VOUT(NOM) ≥ 1.1 V,
VIN = (VOUT(NOM) + 0.5 V) to (VOUT(NOM) + 1.1 V),
VIN trise = 30 µs
1
mV
For VIN ↑ and VOUT(NOM) < 1.1 V,
VIN = 1.6 V to 2.2 V,
VIN trise = 30 µs
For VIN ↓ and VOUT(NOM) ≥ 1.1 V,
VIN = (VOUT(NOM) + 0.5 V) to (VOUT(NOM) + 1.1 V),
VIN trise = 30 µs
-1
For VIN ↓ and VOUT(NOM) < 1.1 V,
VIN = 1.6 V to 2.2 V,
VIN trise = 30 µs
Load transients (9)
IOUT = 5 mA to 500 mA,
IOUT tRISE = 10 μs
-45
mV
IOUT = 500 mA to 5 mA,
IOUT tFALL = 10 μs
45
Overshoot on start-up (9)
5
%
tON
Turnon time
From VEN > VEN(ON) to VOUT = 95% of VOUT(NOM)
200
µs
OUTPUT AUTO DISCHARGE RATE
RAD
Output discharge pulldown
resistance
VEN = 0 V, VIN = 3.6 V
100
Ω
(1)
All voltages are with respect to the device GND pin, unless otherwise stated.
(2)
Minimum and maximum limits are specified through test, design, or statistical correlation over the junction temperature (TJ ) range of
–55°C to +125°C, unless otherwise stated. Typical values represent the most likely parametric norm at TA = 25°C, and are provided for
reference purposes only.
(3)
In applications where high power dissipation and poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP
= 125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to-ambient thermal resistance of
the part/package in the application (RθJA), as given by the following equation: TA-MAX = TJ-MAX-OP – (RθJA × PD-MAX).
(4)
Short-circuit current (ISC) is equivalent to current limit. To minimize thermal effects during testing, ISC is measured with VOUT pulled to
100 mV below its nominal voltage.
(5)
Reverse current (IRO) is measured at the IN pin.
(6)
Quiescent current is defined here as the difference in current between the input voltage source and the load at VOUT.
(7)
Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device (IQ + IEN).
(8)
Dropout voltage (VDO) is the voltage difference between the input and the output at which the output voltage drops to 150 mV below its
nominal value when VIN = VOUT + 0.5 V. Dropout voltage is not a valid condition for output voltages less than 1.6 V as compliance with
the minimum operating voltage requirement cannot be assured.
(9)
This specification is specified by design.
(10) There is a 3-MΩ pulldown resistor between the EN pin and GND pin on the device.
6.6 Output and Input Capacitors
over operating free-air temperature range (unless otherwise noted)
PARAMETERS
TEST CONDITIONS
MIN
NOM
MAX
UNIT
CIN
Input capacitance (1)
Capacitance for stability
0.7
1
µF
COUT
Output capacitance (1)
Capacitance for stability
0.7
1
10
µF
COUT_ESR
Output capacitor ESR(1)
5
500
mΩ
(1)
This specification is verified by design.
LP5912-EP
SNVSC57 – SEPTEMBER 2022
www.ti.com
6
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: LP5912-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com