| 전자부품 데이터시트 검색엔진 |
|
80KSW0005 데이터시트(PDF) 27 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
80KSW0005 데이터시트(HTML) 27 Page - Renesas Technology Corp |
|
27 / 50 page ![]() 27 of 49 January 18, 2011 CPS-10Q CPS-10Q Datasheet 2010 Integrated Device Technology, Inc. All rights reserved. NOTE: 1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 16. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects. Figure 16 Single Frequency Sinusoidal Jitter Limits Symbol Parameter Range Unit Notes Min Max VIN Differential Input Votlage 200 1600 mV p-p Measured at receiver JD Deterministic Jitter Tolerance 0.37 - UI p-p Measured at receiver JDR Combined Deterministic and Ran- dom Jitter Tolerance 0.55 - UI p-p Measured at receiver JT Total Jitter Tolerance(1) 0.65 - UI p-p Measured at receiver SMI Multiple Input Skew - 22 ns Skew at the receiver input between lanes of a multilane link BER Bit Error Rate 10-12 UI Unit Interval 320 320 ps +/- 100 ppm Table 26 Receiver AC Timing Specifications - 3.125 GBaud |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |