전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74LVC161D 데이터시트(PDF) 1 Page - Nexperia B.V. All rights reserved

부품명 74LVC161D
상세설명  Presettable synchronous 4-bit binary counter; asynchronous reset
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NEXPERIA [Nexperia B.V. All rights reserved]
홈페이지  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved

74LVC161D 데이터시트(HTML) 1 Page - Nexperia B.V. All rights reserved

  74LVC161D Datasheet HTML 1Page - Nexperia B.V. All rights reserved 74LVC161D Datasheet HTML 2Page - Nexperia B.V. All rights reserved 74LVC161D Datasheet HTML 3Page - Nexperia B.V. All rights reserved 74LVC161D Datasheet HTML 4Page - Nexperia B.V. All rights reserved 74LVC161D Datasheet HTML 5Page - Nexperia B.V. All rights reserved 74LVC161D Datasheet HTML 6Page - Nexperia B.V. All rights reserved 74LVC161D Datasheet HTML 7Page - Nexperia B.V. All rights reserved 74LVC161D Datasheet HTML 8Page - Nexperia B.V. All rights reserved 74LVC161D Datasheet HTML 9Page - Nexperia B.V. All rights reserved Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 19 page
background image
74LVC161
Presettable synchronous 4-bit binary counter; asynchronous
reset
Rev. 7 — 22 September 2021
Product data sheet
1. General description
The 74LVC161 is a synchronous presettable binary counter with an internal look-head carry.
Synchronous operation is provided by having all flip-flops clocked simultaneously on the
positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH
or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the
data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the
clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW
at the master reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE,
CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies
serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed
forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH
output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to
enable the next cascaded stage.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices
as translators in mixed 3.3 V and 5 V environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
2. Features and benefits
• Overvoltage tolerant inputs to 5.5 V
• Wide supply voltage range from 1.2 V to 3.6 V
• CMOS low power dissipation
• Direct interface with TTL levels
• Asynchronous reset
• Synchronous counting and loading
• Two count enable inputs for n-bit cascading
• Positive edge-triggered clock
• Complies with JEDEC standard:
• JESD8-7A (1.65 V to 1.95 V)
• JESD8-5A (2.3 V to 2.7 V)
• JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
• HBM JESD22-A114F exceeds 2000 V
• MM JESD22-A115-B exceeds 200 V
• CDM JESD22-C101E exceeds 1000 V
• Specified from -40 °C to +85 °C and -40 °C to +125 °C


유사한 부품 번호 - 74LVC161D

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74LVC161D PHILIPS-74LVC161D Datasheet
118Kb / 14P
Presettable synchronous 4-bit binary counter; asynchronous reset
1998 May 20
74LVC161DB PHILIPS-74LVC161DB Datasheet
118Kb / 14P
Presettable synchronous 4-bit binary counter; asynchronous reset
1998 May 20
More results

유사한 설명 - 74LVC161D

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74HC161 PHILIPS-74HC161 Datasheet
83Kb / 12P
Presettable synchronous 4-bit binary counter; asynchronous reset
December 1990
74HC163 PHILIPS-74HC163 Datasheet
86Kb / 11P
Presettable synchronous 4-bit binary counter; synchronous reset
December 1990
74LV161 PHILIPS-74LV161 Datasheet
148Kb / 16P
Presettable synchronous 4-bit binary counter; asynchronous reset
1997 May 15
74LV163 PHILIPS-74LV163 Datasheet
142Kb / 14P
Presettable synchronous 4-bit binary counter; synchronous reset
1998 Apr 30
74LVC161 PHILIPS-74LVC161 Datasheet
118Kb / 14P
Presettable synchronous 4-bit binary counter; asynchronous reset
1998 May 20
logo
Nexperia B.V. All right...
74HC161-Q100 NEXPERIA-74HC161-Q100 Datasheet
272Kb / 17P
Presettable synchronous 4-bit binary counter; asynchronous reset
74HC163-Q100 NEXPERIA-74HC163-Q100 Datasheet
294Kb / 19P
Presettable synchronous 4-bit binary counter; synchronous reset
74LVC163 NEXPERIA-74LVC163 Datasheet
295Kb / 18P
Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 7 - 19 April 2021
74HCT163 NEXPERIA-74HCT163 Datasheet
309Kb / 20P
Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 5 - 12 October 2018
74HC161 NEXPERIA-74HC161 Datasheet
279Kb / 17P
Presettable synchronous 4-bit binary counter; asynchronous reset
Rev. 5 - 16 March 2021
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com