| 전자부품 데이터시트 검색엔진 |
|
74LVC2G32 데이터시트(PDF) 10 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74LVC2G32 데이터시트(HTML) 10 Page - Nexperia B.V. All rights reserved |
|
10 / 18 page ![]() Nexperia 74LVC2G32 Dual 2-input OR gate References Outline version European projection Issue date IEC JEDEC JEITA SOT765-1 MO-187 sot765-1_po 07-06-02 16-05-31 Unit mm max nom min 0.15 0.27 0.23 2.1 0.5 0.4 A max. Dimensions (mm are the original dimensions) Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 A1 A2 0.85 A3 bp c D(1) E(2) e HE L 0.4 Lp Q v w 1 0.12 0.1 0.2 0.08 y Z(1) 3.0 0.15 2.2 0.19 0.00 0.17 0.08 1.9 0.1 0.60 0° 3.2 0.40 2.4 0.21 8° θ 0 scale 5 mm detail X A y e X v A bp w D Z 1 4 8 5 θ A2 A1 Q Lp (A3) A L HE E c pin 1 index Fig. 10. Package outline SOT765-1 (VSSOP8) 74LVC2G32 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2022. All rights reserved Product data sheet Rev. 15 — 23 June 2022 10 / 18 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |