| 전자부품 데이터시트 검색엔진 |
|
74LVC2G32 데이터시트(PDF) 13 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74LVC2G32 데이터시트(HTML) 13 Page - Nexperia B.V. All rights reserved |
|
13 / 18 page ![]() Nexperia 74LVC2G32 Dual 2-input OR gate References Outline version European projection Issue date IEC JEDEC JEITA SOT1116 sot1116_po 10-04-02 10-04-07 Unit mm max nom min 0.35 0.04 1.25 1.20 1.15 1.05 1.00 0.95 0.55 0.3 0.40 0.35 0.32 A(1) Dimensions Note 1. Including plating thickness. 2. Visible depending upon used manufacturing technology. XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.2 x 1.0 x 0.35 mm SOT1116 A1 b 0.20 0.15 0.12 D E e e1 L 0.35 0.30 0.27 L1 0 0.5 1 mm scale terminal 1 index area E D (4×)(2) (8×)(2) A1 A e1 e1 e1 e L L1 b 4 3 2 1 5 6 7 8 Fig. 13. Package outline SOT1116 (XSON8) 74LVC2G32 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2022. All rights reserved Product data sheet Rev. 15 — 23 June 2022 13 / 18 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |