전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

4LS 데이터시트(PDF) 80 Page - ams AG

부품명 4LS
상세설명  4LS15K, 4LS10K and 4LS5K Line Scan Sensors
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

4LS 데이터시트(HTML) 80 Page - ams AG

Back Button 4LS Datasheet HTML 76Page - ams AG 4LS Datasheet HTML 77Page - ams AG 4LS Datasheet HTML 78Page - ams AG 4LS Datasheet HTML 79Page - ams AG 4LS Datasheet HTML 80Page - ams AG 4LS Datasheet HTML 81Page - ams AG 4LS Datasheet HTML 82Page - ams AG 4LS Datasheet HTML 83Page - ams AG 4LS Datasheet HTML 84Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 115 page
background image
Document Feedback
4LS
Register Description
Datasheet
• PUBLIC
DS000542
• v3-01 • 2022-Nov-17
114
│ 79
Address
Register ID and Description
Default
Value
0x1C
RRQReg
– Sets the address of the register to be read on a read back
operation
0x00
0x1D
STS4Reg- Holds several configuration bits
0x49
0x1E
STS5Reg- Holds several configuration bits
0x30
0x1F
STS6Reg- Holds several configuration bits
0x05
The figure below shows the values of the recommend registers that can be applied to all segments.
Figure 135:
Recommended Sensor Register Setting(1)
Address
Register ID and Description
Recommended Value
0x01
STS1Reg
– Holds several configuration bits
0x19(2)
0x02
STS2Reg
– Holds several configuration bits
0x00(3)
0x0B
PBCReg
– Sets the current provided by the bias block
0x31
0x0C
PLVDReg
– Sets the current used on LVDS driver
0x9D(4)
0x1D
STS4Reg- Holds several configuration bits
0x48
0x1E
STS5Reg- Holds several configuration bits
0x30(5)
0x1F
STS6Reg- Holds several configuration bits
0x35
(1)
The referred registers are the relevant ones for a stable startup and normal sensor operation.
(2)
See the recommended startup sequence recommendation (Section 7.2). Will have different value if using ROI for
4LS5K.
(3)
Dependently of Readout mode, ADC mode and MCLK frequency, the user must use the respective register value.
(4)
Increase the LVDS bias current for a better signal detection.
(5)
This CLK phase configuration is specific for the ams OSRAM test system. CLK phase for PLL clock compensation
should be chosen according to the user hardware, in order to have stable sensor operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com