전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9510-VCO/PCB 데이터시트(PDF) 34 Page - Analog Devices

부품명 AD9510-VCO/PCB
상세설명  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9510-VCO/PCB 데이터시트(HTML) 34 Page - Analog Devices

Back Button AD9510-VCO/PCB Datasheet HTML 30Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 31Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 32Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 33Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 34Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 35Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 36Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 37Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 38Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 60 page
background image
AD9510
Rev. A | Page 34 of 60
Setting the Divide Ratio
The divide ratio is determined by the values written via the SCP
to the registers that control each individual output, OUT0 to
OUT7. These are the even numbered registers beginning at 48h
and going through 56h. Each of these registers is divided into
bits that control the number of clock cycles that the divider
output stays high (high_cycles <3:0>) and the number of clock
cycles that the divider output stays low (low_cycles <7:4>). Each
value is 4 bits and has the range of 0 to 15.
The divide ratio is set by
Divide Ratio = (high_cycles + 1) + (low_cycles + 1)
Example 1:
Set the Divide Ratio = 2
high_cycles = 0
low_cycles = 0
Divide Ratio = (0 + 1) + (0 + 1) = 2
Example 2:
Set Divide Ratio = 8
high_cycles = 3
low_cycles = 3
Divide Ratio = (3 + 1) + (3 + 1) = 8
Note that a Divide Ratio of 8 may also be obtained by setting:
high_cycles = 2
low_cycles = 4
Divide Ratio = (2 + 1) + (4 + 1) = 8
Although the second set of settings produces the same divide
ratio, the resulting duty cycle is not the same.
Setting the Duty Cycle
The duty cycle and the divide ratio are related. Different
divide ratios have different duty cycle options. For example, if
Divide Ratio = 2, the only duty cycle possible is 50%. If the
Divide Ratio = 4, the duty cycle may be 25%, 50%, or 75%.
The duty cycle is set by
Duty Cycle = (high_cycles + 1)/((high_cycles + 1) + (low_cycles + 1))
See Table 17 for the values for the available duty cycles for each
divide ratio.
Table 17. Duty Cycle and Divide Ratio
48h to 56h
Divide Ratio
Duty Cycle (%)
LO <7:4>
HI<3:0>
2
50
0
0
3
67
0
1
3
33
1
0
4
50
1
1
4
75
0
2
4
25
2
0
5
60
1
2
5
40
2
1
5
80
0
3
5
20
3
0
6
50
2
2
6
67
1
3
6
33
3
1
6
83
0
4
6
17
4
0
7
57
2
3
7
43
3
2
7
71
1
4
7
29
4
1
48h to 56h
Divide Ratio
Duty Cycle (%)
LO <7:4>
HI<3:0>
7
86
0
5
7
14
5
0
8
50
3
3
8
63
2
4
8
38
4
2
8
75
1
5
8
25
5
1
8
88
0
6
8
13
6
0
9
56
3
4
9
44
4
3
9
67
2
5
9
33
5
2
9
78
1
6
9
22
6
1
9
89
0
7
9
11
7
0
10
50
4
4
10
60
3
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com