AD9880SLASHPCB datasheet(50/64 Pages) AD

50 / 64 page

AD9880

Rev. 0 | Page 50 of 64

Table 76.

PLL_N [2:0]

MCLK Divide Value

0x58

N_CTS_Disable

This bit makes it possible to prevent the N/CTS packet

on the link from writing to the N and CTS registers.

0x58

2-0

MCLK fs_N

These bits control the multiple of 128 fs used for

MCLK out.

Table 77.

MCLK fs_N [2:0]

fs Multiple

128

256

384

512

640

768

896

1024

0x59

MDA/MCL PU Disable

This bit disables the inter MDA/MCL pull-ups.

0x59

CLK Term O/R

This bit allows for overriding during power down.

0 = auto, 1 = manual.

0x59

Manual CLK Term

This bit allows normal clock termination or

disconnects this. 0 = normal, 1 = disconnected.

0x59

FIFO Reset UF

This bit resets the audio FIFO if underflow is detected.

0x59

FIFO Reset OF

This bit resets the audio FIFO if overflow is detected.

0x59

MDA/MCL Three-State

This bit three-states the MDA/MCL lines to allow in-

circuit programming of the EEPROM.

0x5A

6-0

Packet Detect

This register indicates if a data packet in specific

sections has been detected. These seven bits are

updated if any specific packet has been received since

last reset or loss of clock detect. Normal is 0x00.

Table 78.

Packet Detect Bit

Packet Detected

AVI infoframe

Audio infoframe

SPD infoframe

MPEG Source infoframe

ACP packets

ISRC1 packets

ISRC2 packets

0x5B

HDMI Mode

0 = DVI, 1 = HDMI.

0x5E

7-6

Channel Status Mode

0x5E

5-3

PCM Audio Data

0x5E

Linear PCM Identification

0x5E

Use of Channel Status Block

0x5F

7-0

Channel Status Category Code

0x60

7-4

Channel Number

0x60

3-0

Source Number

0x61

5-4

Clock Accuracy

0x61

3-0

Sampling Frequency

Table 79.

Code

Frequency (kHz)

0x0

44.1

0x2

0x3

0x8

88.2

0xA

0xC

176.4

0xE

192

0x62

3-0

Word Length

0x7B

7-0

CTS (Cycle Time Stamp) (19-12)

These are the most significant 8 bits of a 20-bit word

used in the 20-bit N term in the regeneration of the

audio clock.

0x7C

7-0

CTS (11-4)

0x7D

7-4

CTS (3-0)

0x7D

3-0

N (19-16)

These are the most significant 4 bits of a 20-bit word

used along with the 20-bit CTS term to regenerate the

audio clock.

0x80

AVI Infoframe Version

0x81

6-5

Y [1:0]

This register indicates whether data is RGB, 4:4:4 or

4:2:2.

AD9880/PCB 데이터시트(PDF) 50 Page - Analog Devices

AD9880/PCB 데이터시트(HTML) 50 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

데이터시트 다운로드

링크 URL