전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9923ABBCZRL 데이터시트(PDF) 17 Page - Analog Devices

부품명 AD9923ABBCZRL
상세설명  CCD Signal Processor with V-Driver and Precision Timing??Generator
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9923ABBCZRL 데이터시트(HTML) 17 Page - Analog Devices

Back Button AD9923ABBCZRL Datasheet HTML 13Page - Analog Devices AD9923ABBCZRL Datasheet HTML 14Page - Analog Devices AD9923ABBCZRL Datasheet HTML 15Page - Analog Devices AD9923ABBCZRL Datasheet HTML 16Page - Analog Devices AD9923ABBCZRL Datasheet HTML 17Page - Analog Devices AD9923ABBCZRL Datasheet HTML 18Page - Analog Devices AD9923ABBCZRL Datasheet HTML 19Page - Analog Devices AD9923ABBCZRL Datasheet HTML 20Page - Analog Devices AD9923ABBCZRL Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 88 page
background image
AD9923A
Rev. 0 | Page 17 of 88
NOTES
1. DATA OUTPUT (DOUT) AND DCLK PHASE ARE ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD.
2. WITHIN 1 CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO 48 DIFFERENT LOCATIONS.
3. OUTPUT DELAY (
tOD) FROM DCLK RISING EDGE TO DOUT RISING EDGE IS PROGRAMMABLE.
P[0]
P[48] = P[0]
PIXEL
PERIOD
P[12]
P[24]
P[36]
DOUT
DCLK
tOD
Figure 21. Digital Output Phase Adjustment
DCLK
D[0:11]
CCDIN
CLI
SHD
(INTERNAL)
NN+1
N+2
N+15
N+14
N+13
N+12
N+8
N+7
N+6
N+5
N+4
N+3
N+16
N–14
N–4
N–5
N–6
N–7
N–8
N–9
N–10
N–11
N–12
N–13
N–3
N–2
N
N–1
SAMPLE PIXEL N
tCLIDLY
tDOUTINH
N–17
N–4
N–8
N–9
N–10
N–11
N–12
N–13
N–14
N–15
N–16
N–3
N–2
N
N–1
ADC DOUT
(INTERNAL)
N+11
N+10
N+9
N–7
N–6
N–5
N–17
N–15
N–16
N+17
NOTES
1. TIMING VALUES SHOWN ARE SHDLOC = 0, WITH DCLKMODE = 0.
2. HIGHER VALUES OF SHD AND/OR DOUTPHASE SHIFT DOUT TRANSITION TO THE RIGHT WITH RESPECT TO CLI LOCATION.
3. INHIBIT TIME FOR DOUT PHASE IS DEFINED BY
tDOUTINH, WHICH IS EQUAL TO SHDLOC PLUS 11 EDGES. IT IS RECOMMENDED THAT
THE 12 EDGE LOCATIONS FOLLOWING SHDLOC NOT BE USED FOR THE DOUTPHASE LOCATION.
4. RECOMMENDED VALUE FOR DOUT PHASE IS TO USE THE SHPLOC EDGE OR THE 11 EDGES FOLLOWING SHPLOC.
5. RECOMMENDED VALUE FOR
tOD (DOUT DLY) IS 4ns.
6. THE DOUT LATCH CAN BE BYPASSED USING REGISTER 0x01, BIT [1] = 1 SO THAT THE ADC DATA OUTPUTS APPEAR DIRECTLY AT
THE DATA OUTPUT PINS. THIS CONFIGURATION IS RECOMMENDED IF THE ADJUSTABLE DOUT PHASE IS NOT REQUIRED.
PIPELINE LATENCY = 16 CYCLES
Figure 22. Digital Data Output Pipeline Delay



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com