TMD3702VC datasheet(15/57 Pages) AMSCO

15 / 57 page

Page 14

Datasheet, Public

Document Feedback

[v2-00] 2023-Mar-14

TMD3702VC − Detailed Description

I²C Write Transaction

A Write transaction consists of a START, CHIP-ADDRESSWRITE,

byte (9TH clock pulse) the slave places an ACKNOWLEDGE/

NOT-ACKNOWLEDGE (ACK/NACK) on the bus. If NACK is

transmitted by the slave, the master may issue a STOP.

I²C Read Transaction

A Read transaction consists of a START, CHIP-ADDRESSWRITE,

and STOP. Following all but the final byte the master places an

ACK on the bus (9TH clock pulse). Termination of the Read

transaction is indicated by a NACK being placed on the bus by

the master, followed by STOP.

Alternately, if the previous I²C transaction was a Read, the

internal register address buffer is still valid, allowing the

transaction to proceed without “re”-specifying the register

address. In this case the transaction consists of a START,

CHIP-ADDRESSREAD, DATA BYTE(S), and STOP. Following all but

the final byte the master places an ACK on the bus (9TH clock

pulse). Termination of the Read transaction is indicated by a

NACK being placed on the bus by the master, followed by STOP.

The I²C bus protocol was developed by Philips (now NXP). For

a complete description of the I²C protocol, please review the

NXP I²C design specification at:

www.i2c-bus.org/references/

Figure 18:

I²C Timing Diagrams

START

STOP

tBUF

tLOW

tHD; STA

VIH

VIL

VIH

VIL

tSU; DAT

tSU; STA

tHD; DAT

tHIGH

tSU; STO

SCL

SDA

TMD3702VC 데이터시트(PDF) 15 Page - ams AG

TMD3702VC 데이터시트(HTML) 15 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

데이터시트 다운로드

링크 URL