전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

UPD70741 데이터시트(PDF) 21 Page - Renesas Technology Corp

부품명 UPD70741
상세설명  MOS INTEGRATED CIRCUIT
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD70741 데이터시트(HTML) 21 Page - Renesas Technology Corp

Back Button UPD70741 Datasheet HTML 17Page - Renesas Technology Corp UPD70741 Datasheet HTML 18Page - Renesas Technology Corp UPD70741 Datasheet HTML 19Page - Renesas Technology Corp UPD70741 Datasheet HTML 20Page - Renesas Technology Corp UPD70741 Datasheet HTML 21Page - Renesas Technology Corp UPD70741 Datasheet HTML 22Page - Renesas Technology Corp UPD70741 Datasheet HTML 23Page - Renesas Technology Corp UPD70741 Datasheet HTML 24Page - Renesas Technology Corp UPD70741 Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 114 page
background image
µPD70741
19
3.3.2 System register set
System registers are used to control the state of the CPU and store interrupt information.
Table 3-2. System Register Numbers
No.
Register name
Use
Explanation
0
EIPC
Registers for saving the current
Retain the contents of PC and PSW if an exception or
status upon the occurrence of an
interrupt occurs. Note, however, that there is only one
exception or interrupt
pair of these registers.
1
EIPSW
When multiple interrupts are allowed, therefore, the
contents of the registers must be saved by the program.
2
FEPC
Registers for saving the current
Retain the contents of PC and PSW if an
status upon the occurrence of an
NMI or double exception occurs.
3
FEPSW
NMI or double exception
4
ECR
Exception source register
Stores the source of an exception, maskable interrupt, or
NMI. The upper 16 bits of this register are called
"FECC" and set to the exception code of an NMI/double
exception. The lower 16 bits are called "EICC" and set
to the exception code of an exception/interrupt.
5
PSW
Program status word
The program status word is a set of flags indicating the
state of the program (result of executing an instruction)
and the state of the CPU.
6
PIR
Processor ID register
Used to identify a CPU type number.
7
TKCW
Task control word
Used to control a floating-point operation.
8-23
Reserved
24
CHCW
Cache control word
Used to control the built-in instruction cache.
25
ADTRE
Address trap register
Stores the address used to detect an address match with
PC, and to generate an address trap.
26-31
Reserved
Read and write operations made to these system registers can be performed using the system register load/store
instructions (LDSR and STSR) with the system register numbers specified.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com