UPD754264 datasheet(39/69 Pages) RENESAS

39 / 69 page

µPD754264

Data Sheet U12487EJ1V2DS

(2) Legend in explanation of operation

A: A register, 4-bit accumulator

B: B register

C: C register

D: D register

E: E register

H: H register

L: L register

X: X register

: XA register pair; 8-bit accumulator

: BC register pair

: DE register pair

: HL register pair

XA’

: XA’ extended register pair

BC’

: BC’ extended register pair

DE’

: DE’ extended register pair

HL’

: HL’ extended register pair

: Program counter

: Stack pointer

: Carry flag, bit accumulator

PSW

: Program status word

MBE

: Memory bank enable flag

RBE

: Register bank enable flag

PORTn

: Port n (n = 3, 6, 7, 8)

IME

: Interrupt master enable flag

IPS

: Interrupt priority selection register

×××

: Interrupt enable flag

RBS

: Register bank selection register

MBS

: Memory bank selection register

PCC

: Processor clock control register

.: Separation between address and bit

(

××): The contents addressed by ××

××H: Hexadecimal data

UPD754264 데이터시트(PDF) 39 Page - Renesas Technology Corp

UPD754264 데이터시트(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

데이터시트 다운로드

링크 URL