M50FW040 datasheet(14/53 Pages) STMICROELECTRONICS

14 / 53 page

Signal descriptions

M50FW040

14/53

2.1.10

Write Protect (WP)

The Write Protect input is used to prevent the Main Blocks (Blocks 0 to 6) from being

changed. When Write Protect, WP, is set Low, VIL, Program and Erase operations in the

Main Blocks have no effect, regardless of the state of the Lock Register. When Write

Protect, WP, is set High, VIH, the protection of the Block determined by the Lock Register.

The state of Write Protect, WP, does not affect the protection of the Top Block (Block 7).

Write Protect, WP, must be set prior to a Program or Erase operation is initiated and must

not be changed until the operation completes or unpredictable results may occur. Care

should be taken to avoid unpredictable behavior by changing WP during Program or Erase

Suspend.

2.1.11

Reserved for future use (RFU)

These pins do not have assigned functions in this revision of the part. They must be left

disconnected.

2.2

Address/Address multiplexed (A/A Mux) signal descriptions

For the Address/Address Multiplexed (A/A Mux) Interface see <Blue>Figure 1., Logic

diagram (FWH interface), and <Blue>Table 1., Signal names (FWH interface).

2.2.1

Address inputs (A0-A10)

The Address Inputs are used to set the Row Address bits (A0-A10) and the Column

Address bits (A11-A18). They are latched during any bus operation by the Row/Column

Address Select input, RC.

2.2.2

Data Inputs/Outputs (DQ0-DQ7)

The Data Inputs/Outputs hold the data that is written to or read from the memory. They

output the data stored at the selected address during a Bus Read operation. During Bus

Write operations they represent the commands sent to the Command Interface of the

internal state machine. The Data Inputs/Outputs, DQ0-DQ7, are latched during a Bus Write

operation.

2.2.3

Output Enable (G)

The Output Enable, G, controls the Bus Read operation of the memory.

2.2.4

Write Enable (W)

The Write Enable, W, controls the Bus Write operation of the memory’s Command Interface.

2.2.5

Row/Column Address Select (RC)

The Row/Column Address Select input selects whether the Address Inputs should be

latched into the Row Address bits (A0-A10) or the Column Address bits (A11-A18). The

Row Address bits are latched on the falling edge of RC whereas the Column Address bits

are latched on the rising edge.

M50FW040 데이터시트(PDF) 14 Page - STMicroelectronics

M50FW040 데이터시트(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

데이터시트 다운로드

링크 URL