| 전자부품 데이터시트 검색엔진 |
|
WM8955BLGECO/V 데이터시트(PDF) 26 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8955BLGECO/V 데이터시트(HTML) 26 Page - Wolfson Microelectronics plc |
|
26 / 44 page ![]() WM8955BL Production Data w PD Rev 4.1 February 2007 26 DIGITAL AUDIO INTERFACE The digital audio interface is used for feeding audio data into the WM8955BL. It uses three pins: • DACDAT: DAC data input • DACLRC: DAC data alignment clock • BCLK: Bit clock, for synchronisation The clock signals BCLK and DACLRC can be outputs when the WM8955BL operates as a master, or inputs when it is a slave (see Master and Slave Mode Operation, below). Four different audio data formats are supported: • Left justified • Right justified • I 2S • DSP mode All four of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the Electrical Characteristic section for timing information. MASTER AND SLAVE MODE OPERATION The WM8955BL can be configured as either a master or slave mode device. As a master device the WM8955BL generates BCLK and DACLRC and thus controls sequencing of the data transfer on DACDAT. In slave mode, the WM8955BL responds with data to clocks it receives over the digital audio interface. The mode can be selected by writing to the MS control bit. Master and slave modes are illustrated below. BCLK DACDAT DACLRC WM8955L DAC DSP / DECODER BCLK DACDAT DACLRC WM8955L DAC DSP / DECODER Figure 10 Master Mode Figure 11 Slave Mode AUDIO DATA FORMATS In Left Justified mode, the MSB is available on the first rising edge of BCLK following a DACLRC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each DACLRC transition. Figure 12 Left Justified Audio Interface (assuming n-bit word length) In Right Justified mode, the LSB is available on the last rising edge of BCLK before a DACLRC transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each DACLRC transition. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |