| 전자부품 데이터시트 검색엔진 |
|
LP87702 데이터시트(PDF) 35 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LP87702 데이터시트(HTML) 35 Page - Texas Instruments |
|
35 / 99 page ![]() The source for the fault can be read from PGx_FAULT register when PGx signal becomes inactive. If the invalid output voltage becomes valid again the PGx signal becomes active. Thus the PGx signal shows all the time if the monitored output voltages are valid. Figure 8-11 shows an example of the PGx pin operation in continuous mode. The PGx signal can also be configured so that it maintains the inactive state even when the monitored outputs are valid, but there are PG_FAULT_x bits pending clearance. This type of operation is selected by setting the PGOOD_FAULT_GATES_PGx bit to 1. V(VANA) VANA_UVLO State Shut down Read OTP Standby PGx pin EN VOUT (Buck1) VOUT (Boost) Powergood (Buck1) Powergood (Boost) Active EN (Buck1) EN (Boost) 4ms 2ms Figure 8-11. PGx Pin Operation in Continuous Mode 8.3.10.3.3 Summary of PG0, PG1 Gated, and Continuous Operating Modes Table 8-6 summarizes the PGx behavior in different application scenarios, for the gated and continuous operating modes. www.ti.com LP87702-Q1 SNVSAL1C – DECEMBER 2017 – REVISED JUNE 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 35 Product Folder Links: LP87702-Q1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |