 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LP87702 데이터시트(PDF) 63 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LP87702 데이터시트(HTML) 63 Page - Texas Instruments |
|
|
63 / 99 page  Table 8-36. PG0_FAULT Register Field Descriptions (continued) Bit Field Type Reset Description 0 PG0_FAULT_BUCK0 R 0h Source for PG0 inactive signal: 0 – Buck0 has not set PG0 signal inactive. 1 – Buck0 is selected for PG0 signal and it has set PG0 signal inactive. This bit can be cleared by writing '1' to this bit when Buck0 output is valid. 8.6.1.1.27 PG1_CTRL Register (Offset = 1Ah) [reset = 0h] PG1_CTRL is shown in Figure 8-45 and described in Table 8-37. Return to Table 8-9. Figure 8-45. PG1_CTRL Register 7 6 5 4 3 2 1 0 PG1_RISE_DE LAY SEL_PG1_TWA RN SEL_PG1_VAN A SEL_PG1_VM ON2 SEL_PG1_VM ON1 SEL_PG1_BOO ST SEL_PG1_BUC K1 SEL_PG1_BUC K0 R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h Table 8-37. PG1_CTRL Register Field Descriptions Bit Field Type Reset Description 7 PG1_RISE_DELAY R/W 0h 0 – PG1 rise is not delayed 1 – PG1 rise is delayed 11ms 6 SEL_PG1_TWARN R/W 0h PG1 control from thermal warning: 0 – Masked 1 – Affecting PGOOD (Default from OTP memory) 5 SEL_PG1_VANA R/W 0h PG1 signal source control from VANA 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory) 4 SEL_PG1_VMON2 R/W 0h PG1 signal source control from VMON2 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory) 3 SEL_PG1_VMON1 R/W 0h PG1 signal source control from VMON1 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory) 2 SEL_PG1_BOOST R/W 0h PG1 signal source control from Boost 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory) 1 SEL_PG1_BUCK1 R/W 0h PG1 signal source control from Buck1 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory) 0 SEL_PG1_BUCK0 R/W 0h PG1 signal source control from Buck0 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory) 8.6.1.1.28 PG1_FAULT Register (Offset = 1Bh) [reset = 0h] PG1_FAULT is shown in Figure 8-46 and described in Table 8-38. Return to Table 8-9. www.ti.com LP87702-Q1 SNVSAL1C – DECEMBER 2017 – REVISED JUNE 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 63 Product Folder Links: LP87702-Q1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
