AT43USB326 datasheet(29/102 Pages) ATMEL

29 / 102 page

AT43USB326

3313D–USB–04/06

USB Endpoint

Interrupt Sources

An assertion or activation of one or more bits in the endpoint's Control and Status Register

triggers the endpoint interrupts. These triggers are different for control and non-control end-

points as described in the table below. Please refer to the Control and Status Register for

more information.

USB Interrupt Status Register – UISR

• Bit 7 – SOF INT: Start of Frame Interrupt

This bit is asserted after the USB hardware receives a valid SOF packet.

• Bit 6 – EOF2 INT: EOF2 Interrupt

This bit is asserted 10 clocks before the expected start of a frame.

• Bit 5, 4 – Res: Reserved Bits

These bits are reserved and always read as zero.

• Bit 3 – HEP0 INT: Hub Endpoint 0 Interrupt

• Bit 2 – FEP2 INT: Function Endpoint 2 Interrupt

• Bit 1 – FEP1 INT: Function Endpoint 1 Interrupt

• Bit 0 – FEP0 INT: Function Endpoint 0 Interrupt

The hub and function interrupt bits will be set by the hardware whenever the following bits in

the corresponding endpoint's Control and Status Register are modified by the USB hardware:

RX OUT Packet is set (control and OUT endpoints)

TX Packet Ready is cleared AND TX Complete is set (control and IN endpoints)

RX SETUP is set (control endpoints only)

TX Complete is set

Table 9. USB Endpoint Interrupt Sources

Bit

Endpoint type

RX_OUT_PACKET

CONTROL, OUT

TX_COMPLETE

CONTROL, IN

STALL_SENT

CONTROL, IN

RX_SETUP

CONTROL

Bit

$1FF7

SOF INT

EOF2 INT

–

HEP0 INT

FE2 INT

FE1 INT

FE0 INT

UISR

Read/Write

Initial Value

AT43USB326 데이터시트(PDF) 29 Page - ATMEL Corporation

AT43USB326 데이터시트(HTML) 29 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL