 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AT89LP2052 데이터시트(PDF) 1 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89LP2052 데이터시트(HTML) 1 Page - ATMEL Corporation |
|
|
1 / 90 page  Features • Compatible with MCS®51 Products • 20 MIPS Throughput at 20 MHz Clock Frequency and 2.4V, 85°C Operating Conditions • Single Clock Cycle per Byte Fetch • 2/4K Bytes of In-System Programmable (ISP) Flash Memory – Serial Interface for Program Downloading – 32-byte Fast Page Programming Mode – 32-byte User Signature Array • 2.4V to 5.5V V CC Operating Range • Fully Static Operation: 0 Hz to 20 MHz • 2-level Program Memory Lock • 256 x 8 Internal RAM • Hardware Multiplier • 15 Programmable I/O Lines • Configurable I/O with Quasi-bidirectional, Input, Push-pull Output, and Open-drain Modes • Enhanced UART with Automatic Address Recognition and Framing Error Detection • Enhanced SPI with Double-buffered Send/Receive • Programmable Watchdog Timer with Software Reset • 4-level Interrupt Priority • Analog Comparator with Selectable Interrupt and Debouncing • Two 16-bit Enhanced Timer/Counters with 8-bit PWM • Brown-out Detector and Power-off Flag • Internal Power-on Reset • Low Power Idle and Power-down Modes • Interrupt Recovery from Power-down Mode 1. Description The AT89LP2052/LP4052 is a low-power, high-performance CMOS 8-bit microcon- troller with 2/4K bytes of In-System Programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is com- patible with the industry-standard MCS-51 instruction set. The AT89LP2052/LP4052 is built around an enhanced CPU core that can fetch a single byte from memory every clock cycle. In the classic 8051 architecture, each fetch required 6 clock cycles, forc- ing instructions to execute in 12, 24 or 48 clock cycles. In the AT89LP2052/LP4052 CPU, instructions need only 1 to 4 clock cycles providing 6 to 12 times more through- put than the standard 8051. Seventy percent of instructions need only as many clock cycles as they have bytes to execute, and most of the remaining instructions require only one additional clock. The enhanced CPU core is capable of 20 MIPS throughput whereas the classic 8051 CPU can deliver only 4 MIPS at the same current consump- tion. Conversely, at the same throughput as the classic 8051, the new CPU core runs at a much lower speed and thereby greatly reduces power consumption. 8-bit Microcontroller with 2/4-Kbyte Flash AT89LP2052 AT89LP4052 3547F–MICRO–6/06 |
유사한 부품 번호 - AT89LP2052 |
|
유사한 설명 - AT89LP2052 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
