AT83SND1CXXX-ROTIL datasheet(149/212 Pages) ATMEL

149 / 212 page

149

4109J–8051–10/06

AT8xC51SND1C

For simplicity, Figure 18-5 and Figure 18-6 depict the SPI waveforms in idealized form and do

not provide precise timing information. For timing parameters refer to the Section “AC

Characteristics”.

Note:

1. When the peripheral is disabled (SPEN = 0), default SCK line is high level.

Figure 18-5. Data Transmission Format (CPHA = 0)

Figure 18-6. Data Transmission Format (CPHA = 1)

18.1.5

SS Management

Figure 18-5 shows an SPI transmission with CPHA = 0, where the first SCK edge is the MSB

capture point. Therefore the slave starts to output its MSB as soon as it is selected: SS asserted

to low level. SS must then be deasserted between each Byte transmission (see Figure 18-7).

SPDAT must be loaded with a data before SS is asserted again.

Figure 18-6 shows an SPI transmission with CPHA = 1, where the first SCK edge is used by the

slave as a start of transmission signal. Therefore, SS may remain asserted between each Byte

transmission (see Figure 18-7).

MSB

bit 1

LSB

bit 2

bit 4

bit 3

bit 6

bit 5

bit 1

bit 2

bit 4

bit 3

bit 6

bit 5

MSB

LSB

MOSI (From Master)

MISO (From Slave)

SCK (CPOL = 1)

SCK (CPOL = 0)

SPEN (Internal)

SCK Cycle Number

SS (to slave)

Capture point

MSB

bit 1

LSB

bit 2

bit 4

bit 3

bit 6

bit 5

bit 1

bit 2

bit 4

bit 3

bit 6

bit 5

MSB

LSB

MOSI (from master)

MISO (from slave)

SCK (CPOL = 1)

SCK (CPOL = 0)

SPEN (internal)

SCK cycle number

SS (to slave)

Capture point

AT83SND1CXXX-ROTIL 데이터시트(PDF) 149 Page - ATMEL Corporation

AT83SND1CXXX-ROTIL 데이터시트(HTML) 149 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL