 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AT83SND1CXXX-ROTUL 데이터시트(PDF) 14 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT83SND1CXXX-ROTUL 데이터시트(HTML) 14 Page - ATMEL Corporation |
|
|
14 / 212 page  14 4109J–8051–10/06 AT8xC51SND1C Figure 5-4. PLL Block Diagram and Symbol Figure 5-5. PLL Filter Connection 5.3.2 PLL Programming The PLL is programmed using the flow shown in Figure 5-6. As soon as clock generation is enabled, the user must wait until the lock indicator is set to ensure the clock output is stable. The PLL clock frequency will depend on MP3 decoder clock and audio interface clock frequencies. Figure 5-6. PLL Programming Flow PLLEN PLLCON.1 N6:0 N divider R divider VCO PLLclk OSCclk R 1 + () × N1 + ----------------------------------------------- = OSC CLOCK PFLD PLOCK PLLCON.0 PFILT CHP Vref Up Down R9:0 PLL CLOCK PLL Clock Symbol PLL Clock VSS FILT R C1 C2 VSS PLL Programming Configure Dividers N6:0 = xxxxxxb R9:0 = xxxxxxxxxxb Enable PLL PLLRES = 0 PLLEN = 1 PLL Locked? PLOCK = 1? |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
