56F803 datasheet(16/57 Pages) FREESCALE

16 / 57 page

Clock and Phase Locked Loop Signals

56F803 Technical Data, Rev. 16

Freescale Semiconductor

2.3 Clock and Phase Locked Loop Signals

2.4 Address, Data, and Bus Control Signals

Table 2-5 PLL and Clock

No. of

Pins

Signal

Name

Signal

Type

State During

Reset

Signal Description

EXTAL

Input

External Crystal Oscillator Input—This input should be connected to

an 8MHz external crystal or ceramic resonator. For more information,

please refer to Section 3.5.

XTAL

Input/

Output

Chip-driven

Crystal Oscillator Output—This output should be connected to an

8MHz external crystal or ceramic resonator. For more information,

please refer to Section 3.5.

This pin can also be connected to an external clock source. For more

information, please refer to Section 3.5.3.

CLKO

Output

Chip-driven

Clock Output—This pin outputs a buffered clock signal. By

programming the CLKOSEL[4:0] bits in the CLKO Select Register

(CLKOSR), the user can select between outputting a version of the

signal applied to XTAL and a version of the device’s master clock at the

output of the PLL. The clock frequency on this pin can also be disabled

by programming the CLKOSEL[4:0] bits in CLKOSR.

Table 2-6 Address Bus Signals

No. of

Pins

Signal

Name

Signal

Type

State During

Reset

Signal Description

A0–A5

Output

Tri-stated

Address Bus—A0–A5 specify the address for external Program or Data

memory accesses.

A6–A7

GPIOE2–

GPIOE3

Output

Input/O

utput

Tri-stated

Input

Address Bus—A6–A7 specify the address for external Program or Data

memory accesses.

Port E GPIO—These two pins are General Purpose I/O (GPIO) pins that

can be individually programmed as input or output pins.

After reset, the default state is Address Bus.

A8–A15

GPIOA0–

GPIOA7

Output

Input/O

utput

Tri-stated

Input

Address Bus—A8–A15 specify the address for external Program or

Data memory accesses.

Port A GPIO—These eight pins are General Purpose I/O (GPIO) pins

that can be individually programmed as input or output pins.

After reset, the default state is Address Bus.

56F803 데이터시트(PDF) 16 Page - Freescale Semiconductor, Inc

56F803 데이터시트(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

데이터시트 다운로드

링크 URL