전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SC1933C 데이터시트(PDF) 16 Page - Power Integrations, Inc.

부품명 SC1933C
상세설명  Off-Line CV/CC QR Flyback Switcher IC with Integrated Primary Switch, Synchronous Rectification and FluxLink Feedback
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  POWERINT [Power Integrations, Inc.]
홈페이지  http://www.powerint.com
Logo POWERINT - Power Integrations, Inc.

SC1933C 데이터시트(HTML) 16 Page - Power Integrations, Inc.

Back Button SC1933C Datasheet HTML 12Page - Power Integrations, Inc. SC1933C Datasheet HTML 13Page - Power Integrations, Inc. SC1933C Datasheet HTML 14Page - Power Integrations, Inc. SC1933C Datasheet HTML 15Page - Power Integrations, Inc. SC1933C Datasheet HTML 16Page - Power Integrations, Inc. SC1933C Datasheet HTML 17Page - Power Integrations, Inc. SC1933C Datasheet HTML 18Page - Power Integrations, Inc. SC1933C Datasheet HTML 19Page - Power Integrations, Inc. SC1933C Datasheet HTML 20Page - Power Integrations, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 28 page
background image
Rev. C 11/18
16
SC1933C/SC1936C
www.power.com
Typical margin (150 V)
gives de-rating of >80%
Safe Surge Voltage
Region (SSVR)
VCLM
750 V = VMAX(NON-REPETITIVE)
650 V = VMAX(CONTINUOUS)
Primary Switch Voltage Stress (264 VAC)
380 VDC
VOR
VBUS
PI-8769-071218
Figure 15. Peak Drain Voltage for 264 VAC Input Voltage.
Switching Frequency (f
SW)
It is a unique feature in SC1933C/SC1936C that for full load, the
designer can set the switching frequency to between 25 kHz to 95
kHz. For lowest temperature, the switching frequency should be set
to around 60 kHz. For a smaller transformer, the full load switching
frequency needs to be set to 95 kHz. When setting the full load
switching frequency it is important to consider primary inductance
and peak current tolerances to ensure that average switching
frequency does not exceed 110 kHz which may trigger auto-restart
due to overload protection. The following table provides a guide to
frequency selection based on device size. This represents the best
compromise between overall device losses (conduction losses and
switching losses) based on the size of the integrated high-voltage
switch.
SC1933C
65 kHz
SC1936C
60 kHz
Drain Voltage and Reflected Output Voltage, V
OR (V)
For a flyback converter configuration, typical voltage waveform at the
DRAIN pin of the IC is shown in Figure 15.
V
OR is the reflected output voltage across the primary winding when
the secondary is conducting. V
BUS is the DC voltage connected to one
end of the transformer primary winding.
In addition to V
BUS+VOR, the drain also sees a large voltage spike at
turn off that is caused by the energy stored in the leakage inductance
of the primary winding. To keep the drain voltage from exceeding the
rated maximum continuous drain voltage, a clamp circuit is needed
across the primary winding. The forward recovery of the clamp diode
will add a spike at the instant of turn-OFF of the primary switch. V
CLM
in Figure 15 is the combined clamp voltage including the spike. The
peak drain voltage of the primary switch is the total of V
BUS, VOR and
V
CLM.
V
OR and the clamp voltage VCLM should be selected such that the
peak drain voltage is lower than 650 V for all normal operating
conditions. This provides sufficient margin to ensure that occasional
increase in voltage during line transients such as line surges will
maintain the peak drain voltage well below 750 V under abnormal
transient operating conditions. This ensures excellent long term
reliability and design margin.
To make full use of QR capability and ensure flattest efficiency over
line/load, set reflected output voltage (VOR) to maintain K
P = 0.8 at
minimum input voltage for universal input and K
P ≥ 1 for high-line-
only conditions.
Consider the following for design optimization:
1. Higher V
OR allows increased power delivery at VMIN, which
minimizes the value of the input capacitor and maximizes power
delivery from a given SC1933C/SC1936C device.
2. Higher V
OR reduces the voltage stress on the output diodes and
SR FETs.
3. Higher V
OR increases leakage inductance which reduces power
supply efficiency.
4. Higher V
OR increases peak and RMS current on the secondary-side
which may increase secondary-side copper and diode losses.
There are some exceptions to this. For very high output currents the
VOR should be reduced to get highest efficiency. For output voltages
above 15 V, VOR should be maintained higher to maintain an
acceptable PIV across the output synchronous rectifier.
V
OR choice will affect the operating efficiency and should be selected
carefully. Table below shows the typical range of V
OR for optimal
performance:
Output Voltage
Optimal Range for VOR
5 V
45 - 70
12 V
80 - 120
15 V
100 - 135
20 V
120 - 150
24 V
135 - 180



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com