USB97C100QFP datasheet(25/64 Pages) SMSC

25 / 64 page

SMSC DS – USB97C100

Page 25

Rev. 01/03/2001

Table 28 - FLASH Bank Select Register

MEM_BANK

(0x7F29 - RESET=0x01)

FLASH BANK SELECT REGISTER

BIT

NAME

R/W

DESCRIPTION

[7:6]

Reserved

[5:0]

A[19:14]

R/W

This register selects which 16k page resides at 0x4000-0x7FFF in Code

Space and 0xC000-0xFFFF in Data Space. The 0x0000-0x3FFF page

will always reflect the 16K FLASH page 0 (0x00000-0x03FFF).

Table 29 - Wakeup Source 1 Register

WU_SRC_1

(0x7F2A - RESET=0x00)

WAKEUP SOURCE 1

BIT

NAME

R/W

DESCRIPTION

[7:3]

Reserved

USB_Reset

This bit is set when the SIE detects simultaneous logic lows on D+

and D- (Single-Ended 0) for 32 to 64 full speed bit times, or 4 to 8 low

speed bit times (or 2.5<t<5.5us). The USB_Reset signal may be as

long as 10ms. SETUP tokens can be NAK'd for up to 10ms after the

Reset signal is released.

Resume

This bit is set on detection of Global Resume state (when there is a

transition from the "J" state while in Global Suspend).

Reserved '0'

Reserved

Notes:

Only low to high transitions for the associated inputs sets these bits.

These bits are cleared each time this register is read.

Unmasked Wakeup Source bits generate an INT1 PWR_MNG interrupt, and restart the 8051 when its clock is

stopped. This restarts the Ring Oscillator and crystal oscillator for the MCU to resume from <500µA operation.

To initiate USB Remote Wakeup, the SIE_Resume bit should be used in the SIE_CONFIG register.

Table 30 - Wakeup Mask 1 Register

WU_MSK_1 (Note 1)

(0x7F2B - RESET=0x07 )

WAKEUP MASK 1

BIT

NAME

R/W

DESCRIPTION

[7:3]

Reserved

USB_Reset

R/W

External wakeup event.

0 = Enabled

1 = Masked

Resume

R/W

External wakeup event.

0 = Enabled

1 = Masked

Reserved

Note: Interrupt events enabled by these bits are routed to the PWR_MNG Bit 0 in the ISR_1 register.

USB97C100QFP 데이터시트(PDF) 25 Page - SMSC Corporation

USB97C100QFP 데이터시트(HTML) 25 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

데이터시트 다운로드

링크 URL