| 전자부품 데이터시트 검색엔진 |
|
L6701TR 데이터시트(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6701TR 데이터시트(HTML) 24 Page - STMicroelectronics |
|
24 / 44 page ![]() 10 Output Voltage Positioning L6701 24/44 Table 9. Comparison between different load-line implementations. 10.3 Offset (Optional) Positive offset can be added to the programmed reference by connecting a ROS resistor between the REF_OUT and REF_IN pins. Referring to Figure 7, a constant current (IOS=11.5µA) is sourced from the REF_IN pin as soon as the device is enabled, so programming a fixed voltage drop across ROS: this voltage is directly added to the programmed reference giving the desired offset to the output voltage as follow: Offset current is suddenly sourced from REF_IN pin as soon as the device implements Soft- Start: to avoid having steps during soft-start, the introduction of COS (in parallel to ROS) is required. The resulting time constant need to be negligible with respect to the soft-start time as well as long enough to smooth the initial step. Typical values are in the range of few hundreds of nF. Offset function can be easily disabled simply setting ROS = 0. Caution: Offset automatically given by the DAC selection differs from the offset implemented through the OFFSET pin: the built-in feature is trimmed in production and assures ±0.7% accuracy over load and line variations. 10.4 Remote Voltage Sense L6701 embeds a Remote Sense Buffer to sense remotely the regulated voltage without any additional external components. In this way, the output voltage programmed is regulated between the remote buffer inputs compensating motherboard or connector losses. The device senses the output voltage remotely through the pins FBR and FBG (FBR is for the regulated voltage sense while FBG is for the ground sense) and reports this voltage internally at VSEN pin with unity gain eliminating the errors. Keeping the FBR and FBG traces parallel and guarded by a power plane results in common mode coupling for any picked-up noise. Fully-Differential LL Non-Fully-Differential LL Layout-insensitive BOM Y N Time-Constant Matching RD Design (given OCP th.) RFB Design (given RLL) RLL (given RD and RFB) L DCR ------------- R PH C ⋅ PH = L DCR ------------- R PH C ⋅ PH 3 --------------------------- = R D OCP DCR 35 µ ------------- ⋅ = R D OCP 3 ------------- DCR 35 µ ------------- ⋅ = R FB R LL 3 ---------- R D DCR ------------- ⋅ = R FB R LL R D DCR ------------- ⋅ = R LL 3 DCR R D ------------- RFB ⋅⋅ = R LL DCR R D ------------- RFB ⋅ = V OS R OS I OS ⋅ = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |